TEF6721HL/V1 NXP Semiconductors, TEF6721HL/V1 Datasheet - Page 23

no-image

TEF6721HL/V1

Manufacturer Part Number
TEF6721HL/V1
Description
Tuners DIGITAL IF TUNER IC
Manufacturer
NXP Semiconductors
Datasheet

Specifications of TEF6721HL/V1

Bus Type
I2C
Maximum Frequency
9.99 MHz, 108 MHz
Minimum Frequency
5.73 MHz, 64 MHz
Modulation Technique
AM, FM
Mounting Style
SMD/SMT
Package / Case
LQFP-64
Function
Radio
Noise Figure
4.5 dB, 8.5 dB
Operating Supply Voltage
8.5 V
Supply Voltage (min)
8 V
Supply Voltage (max)
9 V
Minimum Operating Temperature
- 40 C
Maximum Operating Temperature
+ 85 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
TEF6721HL/V1,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TEF6721HL/V1
Manufacturer:
POWER-ONE
Quantity:
2
Part Number:
TEF6721HL/V1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
TEF6721HL/V1
Quantity:
235
Philips Semiconductors
2003 Oct 21
handbook, full pagewidth
Car radio tuner front-end for digital IF
AFHOLD signal is used to hold the quality information for signal processing of the main channel during the alternative frequency jumps. PLL registers
are loaded during load PLL = 1, but actual frequency jumps take place at the falling edge of this signal. IF counting is carried out during AFSAMPLE = 1.
10 s after falling edge of AFSAMPLE result is valid for AF and remains valid until read by microcontroller. Quality tests in IF DSP should take place
during the HIGH phase of AFSAMPLE.
t
t
t
t
1
2
3
4
is the internal TEF6721HL clock related logic delay: 100 s.
should be >1.1 ms to ensure correct loading of PLL for the main channel.
should be >0 to ensure inaudible update.
= 500 s.
audio output
AFSAMPLE
of IF DSP
AFHOLD
load PLL
I
2
C-bus
AF channel
AF = 1
t 1
0
Fig.5 Inaudible AF update timing diagram.
t 2
1
main channel
AF = 1
2
quality test
23
3
t 3
4
t 4
5
6
7
Preliminary specification
t (ms)
TEF6721HL
8
MDB415

Related parts for TEF6721HL/V1