MPC9449FA IDT, Integrated Device Technology Inc, MPC9449FA Datasheet - Page 3
![](/photos/31/27/312723/52pin_lqfp_sml.jpg)
MPC9449FA
Manufacturer Part Number
MPC9449FA
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Dividerr
Datasheet
1.MPC9449FA.pdf
(10 pages)
Specifications of MPC9449FA
Number Of Clock Inputs
3
Output Frequency
200MHz
Output Logic Level
LVCMOS
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.465V
Package Type
LQFP
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Signal Type
LVCMOS/LVPECL
Mounting
Surface Mount
Pin Count
52
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC9449FA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC9449FAR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
IDT™ / ICS™ 1:15 PECL/LVCMOS CLOCK FANOUT BUFFER
MPC9449
3.3V/2.5V 1:15 PECL/LVCMOS CLOCK FANOUT BUFFER
Table 1. Function Table
Table 2. Pin Configuration
Table 3. General Specifications
Table 4. Absolute Maximum Ratings
PCLK, PCLK
CCLK0, CCLK1
PCLK_SEL
CCLK_SEL
DSELA, DSELB, DSELC, DSELD
MR/OE
QA0-1, QB0-2, QC0-3, QD0-5
GND
V
1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these
CC
DSELA, DSELB,
DSELC, DSELD
Symbol
Symbol
conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated
conditions is not implied.
V
HBM
I
C
V
PCLK_SEL
CCLK_SEL
V
MM
C
V
OUT
LU
T
OUT
I
IN
PD
CC
TT
Control
IN
IN
S
MR/OE
Output Termination Voltage
ESD Protection (Machine Model)
ESD Protection (Human Body Model)
Latch-Up Immunity
Power Dissipation Capacitance
Input Capacitance
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Current
DC Output Current
Storage Temperature
Pin
Default
0 0
0 0
0
0
1
Characteristics
Characteristics
LVCMOS clock input selected (CCLK0 or CCLK1)
Input
Input
Input
Input
Input
Input
Output
Supply
Supply
I/O
(1)
Ground
LVPECL
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
V
CC
Type
Outputs enabled
CCLK0 selected
÷1
0
Differential LVPECL clock input
LVCMOS clock inputs
LVPECL clock input select
LVCMOS clock input select
Clock divider selection
Output enable/disable (high-impedance tristate)
Clock outputs
Negative power supply (GND)
Positive power supply for I/O and core. All V
positive power supply for correct operation
3
2000
Min
200
200
–0.3
–0.3
–0.3
Min
–65
V
CC
Typ
4.0
12
÷ 2
Function
Outputs disabled (high impedance)
PCLK differential input selected
V
V
CC
CC
Max
±20
±50
125
3.8
+0.3
+0.3
CC
Max
CCLK1 selected
pins must be connected to the
MPC9449 REV 5 MARCH 14, 2007
÷2
1
Unit
Unit
mA
mA
mA
pF
pF
°C
V
V
V
V
V
V
Per output
Inputs
Condition
Condition