889875AKLF IDT, Integrated Device Technology Inc, 889875AKLF Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
889875AKLF
Manufacturer Part Number
889875AKLF
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Dividerr
Datasheet
1.889875AKLF.pdf
(16 pages)
Specifications of 889875AKLF
Number Of Clock Inputs
1
Mode Of Operation
Differential
Output Frequency
>2000MHz
Output Logic Level
LVDS
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (typ)
2.5V
Operating Supply Voltage (max)
2.625V
Package Type
VFQFN
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Signal Type
CML/LVDS/LVPECL
Mounting
Surface Mount
Pin Count
16
Lead Free Status / RoHS Status
Compliant
Function Tables
Table 3A. Control Input Function Table
NOTE: After nRESET switches, the clock outputs are disabled or
enabled following a falling input clock edge as shown in Figure 1.
Figure 1. nRESET Timing Diagram
Table 3B. Truth Table
NOTE 1: Reset/disable function is asserted on the next clock input (IN/nIN) high-to-low transition.
IDT™ / ICS™ LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION
nRESET
nRESET/nDISABLE
ICS889875
DIFFERENTIAL-TO-LVDS BUFFER/DIVIDER W/INTERNAL TERMINATION
nRESET
nQx
nIN
Input
Qx
IN
0 (NOTE 1)
0
1
V
IN
Swing
1
1
1
1
1
Disabled; LOW
Enabled
Q0, Q1
Inputs
S2
X
0
1
1
1
1
Outputs
t
RR
S1
V
X
X
0
0
1
1
DD
Disabled; HIGH
/2
nQ0, nQ1
Enabled
S0
X
X
0
1
0
1
Outputs
Reference Clock (pass through)
Reference Clock ÷2
Reference Clock ÷4
Reference Clock ÷8
Reference Clock ÷16
Q0/nQ0, Q1/nQ1
Qx = LOW, nQx = HIGH; Clock disabled
3
t
PD
V
OUT
Swing
ICS889875AK REV. B OCTOBER 27, 2008