ICS85357AG-11T IDT, Integrated Device Technology Inc, ICS85357AG-11T Datasheet
ICS85357AG-11T
Specifications of ICS85357AG-11T
Related parts for ICS85357AG-11T
ICS85357AG-11T Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS85357- 4:1 Oscillator-to-3.3V LVPECL / ECL Multiplexer . The ICS85357- 11 has 4 selectable crystal inputs. The device can support 10MHz to 27MHz parallel resonant crystals by connecting external capacitors between XTALIN/XTALOUT and ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V -0. Package Thermal Impedance, JA Storage Temperature, T -65°C to 150°C STG T 4A ABLE ...
Page 4
P ARAMETER LVPECL V EE -1.3V ± 0.165V 3. UTPUT OAD EST IRCUIT nQ0 Q0 Pulse Width t PERIOD t PW odc = t PERIOD UTPUT ...
Page 5
RYSTAL NPUT NTERFACE A crystal can be characterized for either series or parallel mode operation. The ICS85357-11 has a built-in crystal oscillator circuit. This interface can accept either a series or parallel crystal without additional components and ...
Page 6
T LVPECL O ERMINATION FOR UTPUTS The clock layout topology shown below is a typical termina- tion for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that gen- ...
Page 7
This section provides information on power dissipation and junction temperature for the ICS85357-11. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS85357-11 is the sum of the core power plus the power ...
Page 8
Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 3. F IGURE T o calculate worst case power dissipation into the ...
Page 9
ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains ...
Page 10
ACKAGE UTLINE UFFIX FOR T ABLE Reference Document: JEDEC Publication 95, MO-153 85357AG-11 4:1 2: TSSOP EAD 10 ACKAGE IMENSIONS ...
Page 11
T 11 ABLE RDERING NFORMATION ...
Page 12
...
Page 13
We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...