8535AGI-01LF IDT, Integrated Device Technology Inc, 8535AGI-01LF Datasheet
![](/photos/31/27/312709/20pin_tssop_sml.jpg)
8535AGI-01LF
Specifications of 8535AGI-01LF
Related parts for 8535AGI-01LF
8535AGI-01LF Summary of contents
Page 1
... LOCK IAGRAM D CLK_EN Q LE CLK0 0 CLK1 1 CLK_SEL 8535AGI-01 LVCMOS/LVTTL- -3.3V LVPECL EATURES Four differential 3.3V LVPECL outputs Selectable CLK0 or CLK1 inputs for redundant and multiple frequency fanout applications CLK0 or CLK1 can accept the following input levels: LVCMOS or LVTTL Maximum output frequency: 266MHz Translates LVCMOS and LVTTL levels to 3 ...
Page 2
... ABLE IN ESCRIPTIONS ABLE IN HARACTERISTICS 8535AGI-01 LVCMOS/LVTTL www.idt.com 2 ICS8535I- KEW -3.3V LVPECL F ANOUT REV. F OCTOBER 4, 2010 , UFFER ...
Page 3
... T 3A ABLE ONTROL NPUT UNCTION Disabled CLK0, CLK1 CLK_EN nQ0:nQ3 Q0: ABLE LOCK NPUT UNCTION ABLE 8535AGI-01 LVCMOS/LVTTL- TO ABLE CLK_EN T D IGURE IMING IAGRAM www.idt.com 3 ICS8535I- KEW -3.3V LVPECL F B ANOUT Enabled REV. F OCTOBER 4, 2010 -4 TO UFFER ...
Page 4
... LVCMOS/LVTTL- 4.6V NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the -0. 0.5V CC device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions 50mA beyond those listed in the DC Characteristics or AC Charac- 100mA teristics is not implied. Exposure to absolute maximum rating 73.2° ...
Page 5
... 3.3V±5%, T ABLE HARACTERISTICS 8535AGI-01 LVCMOS/LVTTL -40°C 85° ƒ www.idt.com 5 ICS8535I- KEW -3.3V LVPECL F B ANOUT REV. F OCTOBER 4, 2010 -4 TO UFFER ...
Page 6
... As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The 8535AGI-01 LVCMOS/LVTTL- -3.3V LVPECL DDITIVE ...
Page 7
... V CC LVPECL V EE -1.3V ± 0.165V 3. UTPUT OAD EST IRCUIT nQx Qx nQy Qy tsk( UTPUT KEW CLK0, CLK1 nQ0:nQ3 Q0: ROPAGATION ELAY 8535AGI-01 LVCMOS/LVTTL- -3.3V LVPECL EASUREMENT NFORMATION SCOPE PART 1 nQx Qx Qx PART 2 nQy nQx ART TO ART Clock 20% Outputs UTPUT ISE nQ0:nQ3 Q0:Q3 ...
Page 8
... FOUT RTT = – 2)) – 2A. LVPECL O IGURE UTPUT 8535AGI-01 LVCMOS/LVTTL PPLICATION NFORMATION NPUT AND UTPUT INS O : UTPUTS LVPECL O UTPUT All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated ...
Page 9
... Figure 3 shows a schematic example of the ICS8535I-01. In this example, the CLK0 input is selected. The decoupling ca- 3. Ohm Ohm R13 43 R11 LVCMOS 1K F IGURE 8535AGI-01 LVCMOS/LVTTL- TO pacitors should be physically located near the power pin. For ICS8535I-01, the unused clock outputs can be left floating. 3.3V R12 VEE Q0 ...
Page 10
... HERMAL ESISTANCE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs. 8535AGI-01 LVCMOS/LVTTL OWER ONSIDERATIONS = 3. 3.465V, which gives worst case results. ...
Page 11
... Pd_L is the power dissipation when the output drives low. Pd_H = [(V – 2V))/ OH_MAX CC_MAX L [(2V - 0.9V)/ 0.9V = 19.8mW Pd_L = [(V – 2V))/ OL_MAX CC_MAX L [(2V - 1.7V)/ 1.7V = 10.2mW Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW 8535AGI-01 LVCMOS/LVTTL LVPECL RIVER IRCUIT AND – 0.9V CC_MAX – 1.7V CC_MAX - [( ...
Page 12
... Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs RANSISTOR OUNT The transistor count for ICS8535I-01 is: 412 8535AGI-01 LVCMOS/LVTTL ELIABILITY NFORMATION 20 L TSSOP ...
Page 13
... ACKAGE UTLINE UFFIX FOR T ABLE R EFERENCE 8535AGI-01 LVCMOS/LVTTL- -3.3V LVPECL F TO TSSOP EAD ACKAGE IMENSIONS ° JEDEC P 95, MO-153 OCUMENT UBLICATION www.idt.com 13 ICS8535I- KEW B ANOUT UFFER ° REV. F OCTOBER 4, 2010 -4 TO ...
Page 14
... Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments. 8535AGI-01 LVCMOS/LVTTL- ...
Page 15
... " ° 8535AGI-01 LVCMOS/LVTTL ± " " ± " " ° www.idt.com 15 ICS8535I- KEW -3.3V LVPECL F B ANOUT " ° 7 ° REV. F OCTOBER 4, 2010 -4 TO UFFER ...
Page 16
... Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA 8535AGI-01 LVCMOS/LVTTL- -3.3V LVPECL F TO ...