IDT77V1254L25PG IDT, Integrated Device Technology Inc, IDT77V1254L25PG Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT77V1254L25PG
Manufacturer Part Number
IDT77V1254L25PG
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT77V1254L25PG.pdf
(48 pages)
Specifications of IDT77V1254L25PG
Data Rate
25.6/51.2Mbps
Number Of Channels
4
Type Of Atm Phy Interface
DPI/UTOPIA
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Pin Count
144
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT77V1254L25PGI
Manufacturer:
IDT
Quantity:
28
Company:
Part Number:
IDT77V1254L25PGI
Manufacturer:
IDT
Quantity:
621
IDT77V1254L25
TXADDR3
VDD
TXADDR2
TXADDR1
TXADDR0
TXCLAV
TXCLK
GND
VDD
RXCLK
RXEN
RXADDR0
RXADDR1
GND
RXADDR2
RXADDR3
RXADDR4
RXCLAV
RXSOC
GND
VDD
RXPARITY
RXDATA15
RXDATA14
RXDATA13
RXDATA12
RXDATA11
RXDATA10
RXDATA9
RXDATA8
GND
VDD
RXDATA7
RXDATA6
RXDATA5
RXDATA4
RXDATA3
SIGNAL NAME
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
Table 2 Signal Assignment as a Function of PHY/ATM Interface Mode (Part 2 of 4)
PIN NUMBER
TXADDR3
TXADDR2
TXADDR1
TXADDR0
TXCLAV
TXCLK
RXCLK
RXEN
RXADDR0
RXADDR1
RXADDR2
RXADDR3
RXADDR4
RXCLAV
RXSOC
RXPARITY
RXDATA15
RXDATA14
RXDATA13
RXDATA12
RXDATA11
RXDATA10
RXDATA9
RXDATA8
RXDATA7
RXDATA6
RXDATA5
RXDATA4
RXDATA3
16-BIT UTOPIA 2
MODE[1,0] = 00
9 of 48
see note 2
TXCLAV[3]
TXCLAV[2]
TXCLAV[1]
TXCLAV[0]
TXCLK
RXCLK
RXEN[0]
RXEN[1]
RXEN[2]
RXEN[3]
see note 2
see note 2
RXCLAV[0]
RXSOC
RXPARITY
see note 1
see note 1
see note 1
see note 1
see note 1
RXCLAV[3]
RXCLAV[2]
RXCLAV[1]
RXDATA7
RXDATA6
RXDATA5
RXDATA4
RXDATA3
8-BIT UTOPIA 1
MODE[1,0] = 01
P3_TCLK
P2_TCLK
P1_TCLK
P0_TCLK
see note 1
DPICLK
see note 2
see note 2
P0_RCLK
P1_RCLK
P2_RCLK
P3_RCLK
P3_RFRM
P1_RFRM
P0_FRM
P2_RFRM
P3_RD[3]
P3_RD[2]
P3_RD[1]
P3_RD[0]
P2_RD[3]
P2_RD[2]
P2_RD[1]
P2_RD[0]
P1_RD[3]
P1_RD[2]
P1_RD[1]
P1_RD[0]
P0_RD[3]
MODE[1,0] = 10
DPI
December 2004