SJA1000/N1 NXP Semiconductors, SJA1000/N1 Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
SJA1000/N1
Manufacturer Part Number
SJA1000/N1
Description
Manufacturer
NXP Semiconductors
Datasheet
1.SJA1000N1.pdf
(68 pages)
Specifications of SJA1000/N1
Data Rate
1000Kbps
Number Of Transceivers
1
Power Down Mode
Sleep
Standard Supported
CAN 2.0B
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Package Type
PDIP
Supply Current
15mA
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Operating Temperature Classification
Automotive
Mounting
Through Hole
Pin Count
28
Lead Free Status / RoHS Status
Compliant
Philips Semiconductors
Identifier, remote transmission request bit and data length
code have the same meaning and location as described in
the transmit buffer but within the address range 20 to 29.
As illustrated in Fig.4 the RXFIFO has space for
64 message bytes in total. The number of messages that
can be stored in the FIFO at any particular moment
depends on the length of the individual messages. If there
is not enough space for a new message within the
RXFIFO, the CAN controller generates a data overrun
condition. A message which is partly written into the
RXFIFO, when the data overrun condition occurs, is
deleted. This situation is indicated to the microcontroller
via the status register and the data overrun interrupt, if
enabled and the frame was received without any errors
until the last but one bit of end of frame (RX message
becomes valid).
2000 Jan 04
handbook, full pagewidth
Stand-alone CAN controller
Message 1 is now available in the receive buffer.
messages
Fig.4 Example of the message storage within the RXFIFO.
incoming
command
64-byte
release
receive
buffer
FIFO
19
6.3.9
With the help of the acceptance filter the CAN controller is
able to allow passing of received messages to the RXFIFO
only when the identifier bits of the received message are
equal to the predefined ones within the acceptance filter
registers. The acceptance filter is defined by the
acceptance code register (ACR; see Section 6.3.9.1) and
the acceptance mask register (AMR; see Section 6.3.9.2).
message 3
message 2
message 1
A
CCEPTANCE FILTER
29
28
27
26
25
24
23
22
21
20
CAN address
window
receive
buffer
MGK618
Product specification
SJA1000