FWLXT9785EBC.D0 Cortina Systems Inc, FWLXT9785EBC.D0 Datasheet - Page 175
FWLXT9785EBC.D0
Manufacturer Part Number
FWLXT9785EBC.D0
Description
Manufacturer
Cortina Systems Inc
Datasheet
1.FWLXT9785EBC.D0.pdf
(221 pages)
Specifications of FWLXT9785EBC.D0
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 175 of 221
- Download datasheet (3Mb)
LXT9785/LXT9785E
Datasheet
249241, Revision 11.0
16 April 2007
Table 61
Figure 40
Table 62
Cortina Systems
SMII - 100BASE-TX Receive Timing Parameters
SMII - 100BASE-TX Transmit Timing
SMII - 100BASE-TX Transmit Timing Parameters
®
RxData output delay from REFCLK
rising edge
RxData Rise/Fall Time
Receive start of /J/ to CRS asserted
Receive start of /T/ to CRS de-
asserted
SYNC setup to REFCLK rising edge
SYNC hold from REFCLK rising edge
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production
2. “BT” signifies bit times at the line rate (that is, BT = 100 ns if using 10BASE-T, BT = 10 ns if using
Note:
SYNC setup to REFCLK rising edge and
TxData setup to REFCLK rising edge
SYNC hold from REFCLK rising edge and
TxData hold from REFCLK rising edge
TxEN sampled to start of /J/
1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production
2. “BT” signifies bit times at the line rate (that is, BT = 100 ns if using 10BASE-T, BT = 10 ns if using
Note:
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
testing.
100BASE-TX or 100BASE-FX).
testing.
100BASE-TX or 100BASE-FX).
The table latency values are derived with the hardware configuration pins FIFOSEL[1:0] set at a
default configuration of 00 (32 bits of initial fill).
The table latency values are derived with the hardware configuration pins FIFOSEL[1:0] set at a
default configuration of 00 (32 bits of initial fill).
REFCLK
TxData
SYNC
TPFO
Parameter
Parameter
t
1
t
2
Sym
t1
t2
t3
t4
t5
t6
t
3
Sym
t1
t2
t3
Min
1.5
1.5
1.0
–
–
–
Typ1
Min
1.5
1.0
1.0
21
25
–
–
–
–
Max
Typ1
t
29
30
1
5
–
–
–
11
–
–
t
2
Units
BT
BT
ns
ns
ns
ns
Max
18
2
2
–
–
Minimum C
Maximum C
Synchronous sampling of
SMII
Synchronous sampling of
SMII
6.0 Test Specifications
Units
BT
ns
ns
Test Conditions
2
L
L
= 5 pF
–
–
–
= 20 pF
Conditions
Test
Page 175
–
–
–
Related parts for FWLXT9785EBC.D0
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH MAC SPI3 4-PORT 552-FCBGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH MAC SPI3 4PORT 552-BGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETHERNET MAC 10PORT 552-CBGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETHERNET MAC 10-PORT 552-BGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH MAC 12-PORT 1152-UPBGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH MAC 24-PORT COMM 672-BGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH MAC 24-PORT 1152-UPBGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH AGGREGATOR 4P 1024-BGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH AGGREGATOR 4PORT 1024-BGA
Manufacturer:
Cortina Systems Inc
Datasheet:
Part Number:
Description:
IC ETH AGGREGATOR 4P 1369-BGA
Manufacturer:
Cortina Systems Inc
Datasheet: