HC55183ECM Intersil, HC55183ECM Datasheet - Page 11

no-image

HC55183ECM

Manufacturer Part Number
HC55183ECM
Description
Manufacturer
Intersil
Datasheet

Specifications of HC55183ECM

Number Of Channels
1
On-hook Transmission
Yes
Polarity Reversal
Yes
On-chip Ring Relay Driver
Yes
Longitudinal Balanced
45
Operating Supply Voltage (typ)
5/-28V
Operating Temp Range
0C to 70C
Package Type
PLCC
Loop Current Limit
45mA
Operating Temperature Classification
Commercial
Pin Count
28
Mounting
Surface Mount
Operating Current
8.5mA
Operating Supply Voltage (max)
5.25/-75V
Operating Supply Voltage (min)
4.75/-24V
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HC55183ECM
Manufacturer:
HARRIS
Quantity:
111
Part Number:
HC55183ECM
Manufacturer:
INTERSIL
Quantity:
12 388
Part Number:
HC55183ECM
Manufacturer:
HAR
Quantity:
20 000
Part Number:
HC55183ECMZ
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
HC55183ECMZ96
Manufacturer:
Intersil
Quantity:
10 000
Forward Active
Overview
The forward active mode (FA, 001) is the primary AC
transmission mode of the device. On hook transmission, DC
loop feed and voice transmission are supported during forward
active. Loop supervision is provided by either the switch hook
detector (E0 = 1) or the ground key detector (E0 = 0). The
device may be operated from either high or low battery for on-
hook transmission and low battery for loop feed.
On-Hook Transmission
The primary purpose of on hook transmission will be to
support caller ID and other advanced signalling features.
The transmission over load level while on hook is 3.5V
When operating from the high battery, the DC voltages at Tip
and Ring are MTU compliant. The typical Tip voltage is -4V
and the Ring voltage is a function of the battery voltage for
battery voltages less than -60V as shown in Equation 17.
Loop supervision is provided by the switch hook detector at
the DET output. When DET goes low, the low battery should
be selected for DC loop feed and voice transmission.
Feed Architecture
The design implements a voltage feed current sense
architecture. The device controls the voltage across Tip and
Ring based on the sensing of load current. Resistors are
placed in series with Tip and Ring outputs to provide the
current sensing. The diagram below illustrates the concept.
By monitoring the current at the amplifier output, a negative
feedback mechanism sets the output voltage for a defined
load. The amplifier gains are set by resistor ratios (R
R
resistors. The internal sense resistor, R
than the gain resistors and is typically 20Ω for this device.
The feedback mechanism, K
configuration providing the negative feedback.
DC Loop Feed
The feedback mechanism for monitoring the DC portion of
the loop current is the loop detector. A low pass filter is used
in the feedback to block voice band signals from interfering
with the loop current limit function. The pole of the low pass
V
C
RING
FIGURE 3. VOLTAGE FEED CURRENT SENSE DIAGRAM
) providing all the performance benefits of matched
V
OUT
=
V
BH
+
R
4
L
R
CS
R
S
11
B
, represents the amplifier
-
+
+
-
K
S
HC55180, HC55181, HC55183, HC55184
CS
, is much smaller
R
A
R
C
A
(EQ. 17)
V
PEAK
, R
IN
B
,
.
filter is set by the external capacitor C
external capacitor should be 4.7µF.
Most applications will operate the device from low battery
while off hook. The DC feed characteristic of the device will
drive Tip and Ring towards half battery to regulate the DC
loop current. For light loads, Tip will be near -4V and Ring
will be near V
feed characteristic.
The point on the y-axis labeled V
Tip to Ring voltage and is defined by the feed battery
voltage.
The curve of Figure 5 determines the actual loop current for
a given set of loop conditions. The loop conditions are
determined by the low battery voltage and the DC loop
impedance. The DC loop impedance is the sum of the
protection resistance, copper resistance (ohms/foot) and the
telephone off hook DC resistance.
The slope of the feed characteristic and the battery voltage
define the maximum loop current on the shortest possible
loop as the short circuit current I
The term I
line segment I
loop current limit function.
The maximum loop impedance for a programmed loop
current is defined as R
V
I
I
R
SC
A
TR OC
KNEE
=
(
FIGURE 5. I
I
=
LIM
I
V
LIM
TR(OC)
)
=
+
=
LIM
V
----------------------- -
V
--------------------------------------------------------------
FIGURE 4. DC FEED CHARACTERISTIC
+
TR OC
TR OC
V
I
V
----------------------------------------------------- -
VBL
LIM
BL
is the programmed current limit, 1760/R
A
TR OC
(
(
I
represents the constant current region of the
LOOP
SC
(
I
+ 4V. The following diagram shows the DC
LIM
)
)
8
I
10K
LOOP
10K
)
2R
R
vs R
LOOP
KNEE
P
2R
(mA)
LOOP
P
R
I
LOOP
LIM
I
.
LIM
LOAD CHARACTERISTIC
SC
(Ω)
I
TR(OC)
LIM
.
DC
m = (∆V
I
A
R
is the open circuit
. The value of the
KNEE
TR
/∆I
L
I
B
) = 10kΩ
(EQ. 18)
(EQ. 19)
(EQ. 20)
(EQ. 21)
IL
. The

Related parts for HC55183ECM