PBL386202QNANT Infineon Technologies, PBL386202QNANT Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
PBL386202QNANT
Manufacturer Part Number
PBL386202QNANT
Description
Manufacturer
Infineon Technologies
Datasheet
1.PBL386202QNANT.pdf
(46 pages)
Specifications of PBL386202QNANT
Number Of Channels
1
On-hook Transmission
Yes
Polarity Reversal
Yes
On-chip Ring Relay Driver
Yes
Operating Temp Range
0C to 70C
Package Type
PLCC
Loop Current Limit
30mA
Operating Temperature Classification
Commercial
Pin Count
28
Mounting
Surface Mount
Operating Supply Voltage (max)
5.25/-58V
Lead Free Status / RoHS Status
Not Compliant
Table 1
PDSO,
SSOP
Pin No.
4
5
6
7
8
9
10
11
12
13
14
15
Data Sheet
PLCC
Pin No.
5
6
7
8
9
10
12
13
14
15
16
17
Pin Definition and Functions (cont’d)
Name
RINGX
BGND
TIPX
VBAT
VBAT2
PSG
LP
DT
DR
C3
C2
C1
I/O Function
–
–
–
–
–
–
–
I
I
I
I
I
The RINGX pin connects to the ring lead of
the two-wire interface via over voltage
protection components and ring relay (and
optional test relay).
Battery ground, should be tied together with
AGND.
The TIPX pin connects to the tip lead of the
two-wire interface via over voltage protection
components and ring relay (and optional test
relay).
Battery supply voltage. Negative with respect
to GND.
An optional second (2) Battery Voltage
connects to this pin via an external diode.
Programmable saturation guard. The
resistive part of the DC feed characteristics is
not used for PBL 38620/2, R
Connection for low pass filter capacitor, C
Other end of C
Input to the ring trip comparator. With DR
more positive than DT the detector output,
DET, is at logic level low, indicating off-hook
condition. The external ring trip network
connects to this input.
Input to the ring trip comparator. With DR
more positive than DT the detector output,
DET, is at logic level low, indicating off-hook
condition. The external ring trip network
connects to this input.
C1, C2, C3 are digital inputs (positive logic,
internal pull-up), which control the SLIC
operating states. Refer to
12
LP
connects to VBAT.
Table 2
Pin Configuration
Rev. 2.0, 2005-04-13
SG
PBL 38620/2
= 0
FlexiSLIC
for details.
LP
.