PIC16LF723A-I/MV Microchip Technology, PIC16LF723A-I/MV Datasheet - Page 138
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC16LF723A-I/MV
Manufacturer Part Number
PIC16LF723A-I/MV
Description
7 KB Flash, 16 MHz Int. Osc, NanoWatt XLP 28 UQFN 4x4x0.5mm TUBE
Manufacturer
Microchip Technology
Series
PIC® XLP™ 16Fr
Datasheet
1.PIC16F722AT-ISS.pdf
(284 pages)
Specifications of PIC16LF723A-I/MV
Core Processor
PIC
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
25
Program Memory Size
7KB (4K x 14)
Program Memory Type
FLASH
Ram Size
192 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 11x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-UFQFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 138 of 284
- Download datasheet (3Mb)
PIC16F/LF722A/723A
16.1.2
The Asynchronous mode is typically used in RS-232
systems. The receiver block diagram is shown in
Figure 16-2. The data is received on the RX/DT pin and
drives the data recovery block. The data recovery block
is actually a high-speed shifter operating at 16 times
the baud rate, whereas the serial Receive Shift
Register (RSR) operates at the bit rate. When all 8 or 9
bits of the character have been shifted in, they are
immediately transferred to a two character First-In
First-Out (FIFO) memory. The FIFO buffering allows
reception of two complete characters and the start of a
third character before software must start servicing the
AUSART receiver. The FIFO and RSR registers are not
directly accessible by software. Access to the received
data is via the RCREG register.
16.1.2.1
The AUSART receiver is enabled for asynchronous
operation by configuring the following three control bits:
• CREN = 1
• SYNC = 0
• SPEN = 1
All other AUSART control bits are assumed to be in
their default state.
Setting the CREN bit of the RCSTA register enables the
receiver circuitry of the AUSART. Clearing the SYNC bit
of the TXSTA register configures the AUSART for
asynchronous operation. Setting the SPEN bit of the
RCSTA
automatically configures the RX/DT I/O pin as an input.
DS41417A-page 138
Note:
register
AUSART ASYNCHRONOUS
RECEIVER
When the SPEN bit is set the TX/CK I/O
pin is automatically configured as an
output, regardless of the state of the
corresponding TRIS bit and whether or not
the AUSART transmitter is enabled. The
PORT latch is disconnected from the
output driver so it is not possible to use the
TX/CK pin as a general purpose output.
Enabling the Receiver
enables
the
AUSART
and
16.1.2.2
The receiver data recovery circuit initiates character
reception on the falling edge of the first bit. The first bit,
also known as the Start bit, is always a zero. The data
recovery circuit counts one-half bit time to the center of
the Start bit and verifies that the bit is still a zero. If it is
not a zero then the data recovery circuit aborts
character reception, without generating an error, and
resumes looking for the falling edge of the Start bit. If
the Start bit zero verification succeeds then the data
recovery circuit counts a full bit time to the center of the
next bit. The bit is then sampled by a majority detect
circuit and the resulting ‘0’ or ‘1’ is shifted into the RSR.
This repeats until all data bits have been sampled and
shifted into the RSR. One final bit time is measured and
the level sampled. This is the Stop bit, which is always
a ‘1’. If the data recovery circuit samples a ‘0’ in the
Stop bit position then a framing error is set for this
character, otherwise the framing error is cleared for this
character.
Framing Error” for more information on framing
errors.
Immediately after all data bits and the Stop bit have
been received, the character in the RSR is transferred
to the AUSART receive FIFO and the RCIF interrupt
flag bit of the PIR1 register is set. The top character in
the FIFO is transferred out of the FIFO by reading the
RCREG register.
16.1.2.3
The RCIF interrupt flag bit of the PIR1 register is set
whenever the AUSART receiver is enabled and there is
an unread character in the receive FIFO. The RCIF
interrupt flag bit is read-only, it cannot be set or cleared
by software.
RCIF interrupts are enabled by setting all of the
following bits:
• RCIE, Receive Interrupt Enable bit of the PIE1
• PEIE, Peripheral Interrupt Enable bit of the
• GIE, Global Interrupt Enable bit of the INTCON
The RCIF interrupt flag bit of the PIR1 register will be
set when there is an unread character in the FIFO,
regardless of the state of interrupt enable bits.
Note:
register
INTCON register
register
If the receive FIFO is overrun, no additional
characters will be received until the overrun
condition
Section 16.1.2.5
Error” for more information on overrun
errors.
Refer
Receiving Data
Receive Interrupts
to
2010 Microchip Technology Inc.
is
Section 16.1.2.4
cleared.
“Receive
Refer
“Receive
Overrun
to
Related parts for PIC16LF723A-I/MV
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PIC16LF723-I/SP](/photos/6/59/65908/150-28-dip_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 8KX14 28-SPDIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF723-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 8KX14 28-QFN
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF723-E/SP](/photos/6/59/65908/150-28-dip_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 8KX14 28-SPDIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF723-E/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 8KX14 28-QFN
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF723-I/SO](/photos/6/59/65909/150-28-soic_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 8KX14 28-SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF723-E/SS](/photos/6/81/68119/150-28-ssop_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 8KX14 28-SSOP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF723-I/SS](/photos/6/81/68119/150-28-ssop_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 8KX14 28-SSOP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF723-E/SO](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
7 KB Flash, 16 MHz Int. Osc, NanoWatt XLP 28 SOIC .300in TUBE
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF72-I/SO](/photos/6/59/65909/150-28-soic_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 28SOIC
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF72-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 28QFN
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF72-I/SP](/photos/6/59/65908/150-28-dip_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 28DIP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF72-I/SOG](/photos/6/59/65909/150-28-soic_tmb.jpg)
Part Number:
Description:
IC MCU FLASH 2KX14 28SOIC
Manufacturer:
Microchip Technology
![PIC16LF72-I/MLG](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 28QFN
Manufacturer:
Microchip Technology
![PIC16LF72-I/SS](/photos/6/81/68119/150-28-ssop_tmb.jpg)
Part Number:
Description:
IC PIC MCU FLASH 2KX14 28SSOP
Manufacturer:
Microchip Technology
Datasheet:
![PIC16LF1827-I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, 8BIT MCU, PIC16LF, 32MHZ, QFN-28
Manufacturer:
Microchip Technology
Datasheet: