PIC18F4458-I/ML Microchip Technology, PIC18F4458-I/ML Datasheet

24KB Flash, 2KB RAM, 256 Bytes EEPROM, 35 I/O, USB, 12bit ADC 44 QFN 8x8x0.9mm T

PIC18F4458-I/ML

Manufacturer Part Number
PIC18F4458-I/ML
Description
24KB Flash, 2KB RAM, 256 Bytes EEPROM, 35 I/O, USB, 12bit ADC 44 QFN 8x8x0.9mm T
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F4458-I/ML

Core Processor
PIC
Core Size
8-Bit
Speed
48MHz
Connectivity
I²C, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
24KB (12K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 13x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
DM163025 - PIC DEM FULL SPEED USB DEMO BRD444-1001 - DEMO BOARD FOR PICMICRO MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIC18F2458/2553/4458/4553
Data Sheet
28/40/44-Pin High-Performance,
Enhanced Flash, USB Microcontrollers
with 12-Bit A/D and nanoWatt Technology
© 2009 Microchip Technology Inc.
DS39887C

Related parts for PIC18F4458-I/ML

PIC18F4458-I/ML Summary of contents

Page 1

... PIC18F2458/2553/4458/4553 Enhanced Flash, USB Microcontrollers with 12-Bit A/D and nanoWatt Technology © 2009 Microchip Technology Inc. 28/40/44-Pin High-Performance, Data Sheet DS39887C ...

Page 2

... REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 3

... Single-Word SRAM (bytes) Instructions (bytes) PIC18F2458 24K 12288 PIC18F2553 32K 16384 PIC18F4458 24K 12288 PIC18F4553 32K 16384 © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 Flexible Oscillator Structure: • Four Crystal modes, Including High-Precision PLL for USB • Two External Clock modes MHz • ...

Page 4

... USB REF USB RB7/KBI3/PGD RB6/KBI2/PGC RB5/KBI1/PGM RB4/AN11/KBI0 (1) RB3/AN9/CCP2 /VPO RB2/AN8/INT2/VMO RB1/AN10/INT1/SCK/SCL RB0/AN12/INT0/FLT0/SDI/SDA RC7/RX/DT/SDO RC6/TX/CK RC5/D+/VP RC4/D-/VM RB7/KBI3/PGD RB6/KBI2/PGC RB5/KBI1/PGM RB4/AN11/KBI0/CSSPP (1) RB3/AN9/CCP2 /VPO RB2/AN8/INT2/VMO RB1/AN10/INT1/SCK/SCL RB0/AN12/INT0/FLT0/SDI/SDA RD7/SPP7/P1D RD6/SPP6/P1C RD5/SPP5/P1B RD4/SPP4 RC7/RX/DT/SDO RC6/TX/CK RC5/D+/VP RC4/D-/VM RD3/SPP3 RD2/SPP2 © 2009 Microchip Technology Inc. ...

Page 5

... Special ICPORT features are available only in 44-pin TQFP packages. See Section 25.9 “Special ICPORT Features” in the “PIC18F2455/2550/4455/4550 Data Sheet”’. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 PIC18F4458 28 6 PIC18F4553 RD4/SPP4 2 RD5/SPP5/P1B 3 RD6/SPP6/P1C 4 PIC18F4458 RD7/SPP7/P1D PIC18F4553 (2) PP (2) NC/ICRST /ICV RC0/T1OSO/T13CKI OSC2/CLKO/RA6 OSC1/CLKI RE2/AN7/OESPP RE1/AN6/CK2SPP RE0/AN5/CK1SPP RA5/AN4/SS/HLVDIN/C2OUT RA4/T0CKI/C1OUT/RCV 33 OSC2/CLKO/RA6 32 ...

Page 6

... When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com to receive the most current information on all of our products. DS39887C-page 6 © 2009 Microchip Technology Inc. ...

Page 7

... DEVICE OVERVIEW This document contains device-specific information for the following devices: • PIC18F2458 • PIC18F4458 • PIC18F2553 • PIC18F4553 Note: This data sheet documents only the devices’ features and specifications that are in addition to the features and specifica- tions of the PIC18F2455/2550/4455/4550 devices ...

Page 8

... RESET Instruction, Stack Full, Stack Underflow, MCLR (optional), (PWRT, OST) Yes Yes Yes Yes 75 Instructions; 83 with Extended Instruction Set Enabled Enabled 28-Pin SPDIP 28-Pin SOIC PIC18F2550 PIC18F4458 PIC18F4553 DC – 48 MHz DC – 48 MHz 24576 32768 12288 16384 2048 2048 256 256 20 20 Ports ...

Page 9

... RE3 is multiplexed with MCLR and is only available when the MCLR Resets are disabled. 2: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. 3: RB3 is the alternate pin for CCP2 multiplexing. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 Data Bus<8> Data Latch 8 ...

Page 10

... PIC18F2458/2553/4458/4553 FIGURE 1-2: PIC18F4458/4553(40/44-PIN) BLOCK DIAGRAM Table Pointer<21> 8 inc/dec logic PCLATU PCLATH 21 20 PCU PCH Program Counter 31 Level Stack Address Latch Program Memory STKPTR (24/32 Kbytes) Data Latch 8 Table Latch ROM Latch Instruction Bus <16> IR Instruction Decode & Control Internal Power-up ...

Page 11

... ST = Schmitt Trigger input with CMOS levels O = Output Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared. 2: Default assignment for CCP2 when CCP2MX Configuration bit is set. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 Pin Buffer Type Master Clear (input) or programming voltage (input Master Clear (Reset) input ...

Page 12

... External USB transceiver RCV input. I/O TTL Digital I/O. I Analog Analog input 4. I TTL SPI slave select input. I Analog High/Low-Voltage Detect input. O — Comparator 2 output. — — See the OSC2/CLKO/RA6 pin. CMOS = CMOS compatible input or output I = Input P = Power Description © 2009 Microchip Technology Inc. ...

Page 13

... O = Output Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared. 2: Default assignment for CCP2 when CCP2MX Configuration bit is set. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 Pin Buffer Type PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. ...

Page 14

... When the internal USB regulator is disabled, V power input for the USB transceiver. P — Ground reference for logic and I/O pins. P — Positive supply for logic and I/O pins. CMOS = CMOS compatible input or output I = Input P = Power Description is the USB is the USB © 2009 Microchip Technology Inc. ...

Page 15

... TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS Pin Number Pin Name PDIP QFN TQFP MCLR/V /RE3 MCLR V PP RE3 OSC1/CLKI 13 32 OSC1 CLKI OSC2/CLKO/RA6 14 33 OSC2 CLKO RA6 Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels O = Output Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared. ...

Page 16

... PIC18F2458/2553/4458/4553 TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP QFN TQFP RA0/AN0 2 19 RA0 AN0 RA1/AN1 3 20 RA1 AN1 RA2/AN2 REF CV REF RA2 AN2 V - REF CV REF RA3/AN3 REF RA3 AN3 V + REF RA4/T0CKI/C1OUT RCV RA4 T0CKI C1OUT RCV ...

Page 17

... TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP QFN TQFP RB0/AN12/INT0 FLT0/SDI/SDA RB0 AN12 INT0 FLT0 SDI SDA RB1/AN10/INT1/SCK SCL RB1 AN10 INT1 SCK SCL RB2/AN8/INT2/VMO 35 11 RB2 AN8 INT2 VMO RB3/AN9/CCP2/VPO 36 12 RB3 AN9 (1) CCP2 VPO ...

Page 18

... PIC18F2458/2553/4458/4553 TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP QFN TQFP RC0/T1OSO/T13CKI 15 34 RC0 T1OSO T13CKI RC1/T1OSI/CCP2 UOE RC1 T1OSI (2) CCP2 UOE RC2/CCP1/P1A 17 36 RC2 CCP1 P1A RC4/D-/ RC4 D- VM RC5/D+/ RC5 D+ VP RC6/TX/ RC6 TX CK RC7/RX/DT/SDO ...

Page 19

... TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP QFN TQFP RD0/SPP0 19 38 RD0 SPP0 RD1/SPP1 20 39 RD1 SPP1 RD2/SPP2 21 40 RD2 SPP2 RD3/SPP3 22 41 RD3 SPP3 RD4/SPP4 27 2 RD4 SPP4 RD5/SPP5/P1B 28 3 RD5 SPP5 P1B RD6/SPP6/P1C 29 4 RD6 ...

Page 20

... PIC18F2458/2553/4458/4553 TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name PDIP QFN TQFP RE0/AN5/CK1SPP 8 25 RE0 AN5 CK1SPP RE1/AN6/CK2SPP 9 26 RE1 AN6 CK2SPP RE2/AN7/OESPP 10 27 RE2 AN7 OESPP RE3 — — V 12 USB (3) NC/ICCK/ICPGC — — ICCK ...

Page 21

... Note 1: These channels are not implemented on 28-pin devices. 2: Performing a conversion on unimplemented channels will return a floating input measurement. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 The ADCON0 register, shown in Register 2-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 2-2, configures the functions of the port pins ...

Page 22

... AN5 through AN7 are available only on 40-pin and 44-pin devices. DS39887C-page 22 R/W-0 R/W-0 R/W VCFG0 PCFG3 PCFG2 U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared - source) REF + source) REF Digital I/O (1) (1) (1) R/W R/W PCFG1 PCFG0 bit Bit is unknown © 2009 Microchip Technology Inc. ...

Page 23

... F /2 OSC Note 1: If the A/D F clock source is selected, a delay of one T RC clock starts. This allows the SLEEP instruction to be executed before starting a conversion. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 R/W-0 R/W-0 R/W-0 ACQT1 ACQT0 ADCS2 U = Unimplemented bit, read as ‘0’ ...

Page 24

... A/D module is shown in Figure 2-1. CHS3:CHS0 V AIN (Input Voltage) VCFG1:VCFG0 REF REF 1100 AN12 1011 AN11 1010 AN10 1001 AN9 1000 AN8 0111 (1) AN7 0110 (1) AN6 0101 (1) AN5 0100 AN4 0011 AN3 0010 AN2 0001 AN1 0000 AN0 © 2009 Microchip Technology Inc. ...

Page 25

... SS = Sampling Switch C = Sample/Hold Capacitance (from DAC) HOLD R = Sampling Switch Resistance SS © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 5. Wait for A/D conversion to complete, by either: • Polling for the GO/DONE bit to be cleared OR • Waiting for the A/D interrupt 6. Read A/D Result registers (ADRESH:ADRESL); ...

Page 26

... T based assumptions: ). The DD C HOLD Rs Conversion Error V DD Temperature (- HOLD ln(1/4096) S COFF ) ln(1/4096) µs . This calculation is ACQ the following application system = 2.5 kΩ ≤ 1/2 LSb 3V → Rss = 4 kΩ 85°C (system max µs. © 2009 Microchip Technology Inc. ...

Page 27

... The RC source has a typical T 2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion divider should be used instead; otherwise, the A/D accuracy specification may not be met. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 2.3 Selecting the A/D Conversion ...

Page 28

... The clock to RC Register 3H configures PORTB pins to reset as analog or digital pins by control- ling how the PCFG3:PCFG0 bits in ADCON1 are reset. ) will be converted. OL PBADEN bit in Configuration © 2009 Microchip Technology Inc. ...

Page 29

... Conversion starts Time (Holding capacitor is disconnected) Set GO/DONE bit (Holding capacitor continues acquiring input) © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 After the A/D conversion is completed or aborted wait is required before the next acquisition can CY be started. After this wait, acquisition on the selected channel is automatically started ...

Page 30

... Values on Page: (4) INT0IF RBIF (4) TMR2IF TMR1IF (4) TMR2IE TMR1IE (4) TMR2IP TMR1IP (4) TMR3IF CCP2IF (4) TMR3IE CCP2IE (4) TMR3IP CCP2IP (4) (4) GO/DONE ADON 21 PCFG1 PCFG0 22 ADCS1 ADCS0 23 (4) RA1 RA0 (4) (4) RB1 RB0 (4) (4) (1) (1) (1) (4) RE1 RE0 (4) TRISE1 TRISE0 (4) © 2009 Microchip Technology Inc. ...

Page 31

... Legend unknown unchanged Note 1: See Register 3-1 and Register 3-2 for DEVID values. DEVID registers are read-only and cannot be programmed by the user. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 3.1 Device ID Registers The Device ID registers are “read-only” registers. They identify the device type and revision to device ...

Page 32

... U = Unimplemented bit, read as ‘0’ Unchanged from programmed state DEV7 DEV6 DEV5 U = Unimplemented bit, read as ‘0’ Unchanged from programmed state DEV2:DEV0 (DEVID1<7:5>) 011 010 001 000 R R REV1 REV0 bit DEV4 DEV3 bit 0 Device PIC18F2458 PIC18F2553 PIC18F4458 PIC18F4553 © 2009 Microchip Technology Inc. ...

Page 33

... This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 (except V and MCLR) ...

Page 34

... For 2.0V ≤ V < 4.2V For 4.2V ≤ MHz DD MAX Note the minimum voltage of the PIC DDAPPMIN DS39887C-page 34 PIC18F2458/2553/4458/4553 Frequency PIC18LF2458/2553/4458/4553 Frequency = (16.36 MHz/V) (V – 2.0V MHz MAX DDAPPMIN ® device in the application. 4.2V 48 MHz 4.2V 40 MHz 48 MHz © 2009 Microchip Technology Inc. ...

Page 35

... REF Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes current is from the RA3/AN3/V REFH V current is from the RA2/AN2/V REFL © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 PIC18LF2458/2553/4458/4553 (INDUSTRIAL) Min Typ Max Units — — 12 bit — ...

Page 36

... The source impedance ( NEW_DATA T CY DONE Units Conditions μs ≥ 3.0V T based, V OSC REF μ 3.0V based, V full range OSC REF μs A/D RC mode μ 3.0V; A/D RC mode μs μs clock divider the input channels is 50Ω. S © 2009 Microchip Technology Inc. ...

Page 37

... PACKAGING INFORMATION For packaging information, see the “PIC18F2455/ 2550/4455/4550 Data Sheet” (DS39632). © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 DS39887C-page 37 ...

Page 38

... PIC18F2458/2553/4458/4553 NOTES: DS39887C-page 38 © 2009 Microchip Technology Inc. ...

Page 39

... Ports ( Input Channels 28-Pin SPDIP 28-Pin SPDIP 28-Pin SOIC 28-Pin SOIC DEVICE DIFFERENCES PIC18F4458 PIC18F4553 24576 32768 12288 16384 20 20 Ports Ports Yes Yes 13 Input Channels 13 Input Channels 40-Pin PDIP 40-Pin PDIP 44-Pin TQFP 44-Pin TQFP ...

Page 40

... HIGH-END TO ENHANCED DEVICES A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced PIC18FXXX) is provided in AN726, “PIC17CXXX to PIC18CXXX Migration”. This Application Note is available as Literature Number DS00726. © 2009 Microchip Technology Inc. devices (i.e., ...

Page 41

... RC5/D+/VP .......................................................... 14, 18 RC6/TX/CK .......................................................... 14, 18 RC7/RX/DT/SDO ................................................. 14, 18 RD0/SPP0 ................................................................. 19 RD1/SPP1 ................................................................. 19 RD2/SPP2 ................................................................. 19 RD3/SPP3 ................................................................. 19 RD4/SPP4 ................................................................. 19 RD5/SPP5/P1B ......................................................... 19 RD6/SPP6/P1C ......................................................... 19 RD7/SPP7/P1D ......................................................... 19 RE0/AN5/CK1SPP .................................................... 20 RE1/AN6/CK2SPP .................................................... 20 RE2/AN7/OESPP ...................................................... 20 V ...................................................................... 14 ...................................................................... 14 .................................................................... 14, 20 USB Pinout I/O Descriptions PIC18F2458/2553 ..................................................... 11 PIC18F4458/4553 ..................................................... 15 Power-Managed Modes and A/D Operation ..................................................... 28 R Reader Response .............................................................. 44 Registers ADCON0 (A/D Control 0) ........................................... 21 ....................................................... 20 ....................................... 12, 16 REF DS39887C-page 41 ...

Page 42

... ADCON2 (A/D Control 2) ........................................... 23 DEVID1 (Device ID 1) ................................................ 32 DEVID2 (Device ID 2) ................................................ 32 Revision History ................................................................. 39 S Special Features of the CPU .............................................. 31 T Timing Diagrams A/D Conversion .......................................................... 36 Timing Diagrams and Specifications A/D Conversion Requirements .................................. 36 W WWW Address ................................................................... 43 WWW, On-Line Support ....................................................... 6 DS39887C-page 42 © 2009 Microchip Technology Inc. ...

Page 43

... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • ...

Page 44

... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS39887C-page 44 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS39887C © 2009 Microchip Technology Inc. ...

Page 45

... QTP, SQTP, Code or Special Requirements (blank otherwise) © 2009 Microchip Technology Inc. PIC18F2458/2553/4458/4553 XXX Examples: Pattern a) PIC18LF4553-I/P 301 = Industrial temp., PDIP package, Extended V #301. b) PIC18LF2458-I/SO = Industrial temp., SOIC package, Extended V ( PIC18F4458-I/P = Industrial temp., PDIP (2) ; package, normal V (1) , (2) ; Note Wide Voltage Range limits, QTP pattern DD limits. ...

Page 46

... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords