PIC18F8628-E/PT Microchip Technology, PIC18F8628-E/PT Datasheet
PIC18F8628-E/PT
Specifications of PIC18F8628-E/PT
Available stocks
Related parts for PIC18F8628-E/PT
PIC18F8628-E/PT Summary of contents
Page 1
... Enhanced Flash Microcontrollers with 12-Bit A/D and nanoWatt Technology © 2009 Microchip Technology Inc. PIC18F8723 Family Data Sheet 64/80-Pin, 1-Mbit, DS39894B ...
Page 2
... REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 3
... Single-Word SRAM (bytes) Instructions (bytes) PIC18F6628 96K 49152 3936 PIC18F6723 128K 65536 3936 PIC18F8628 96K 49152 3936 PIC18F8723 128K 65536 3936 © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Power-Managed Modes: • Run: CPU on, Peripherals on • Idle: CPU off, Peripherals on • Sleep: CPU off, Peripherals off • ...
Page 4
... RF7/SS1 11 RF6/AN11 12 RF5/AN10/CV REF 13 RF4/AN9 14 RF3/AN8 15 RF2/AN7/C1OUT Note 1: The ECCP2/P2A pin placement is determined by the CCP2MX Configuration bit. DS39894B-page PIC18F6628 41 PIC18F6723 RB0/INT0 RB1/INT1 RB2/INT2 RB3/INT3 RB4/KBI0 RB5/KBI1/PGM RB6/KBI2/PGC V SS OSC2/CLKO/RA6 OSC1/CLKI/RA7 V DD RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A © 2009 Microchip Technology Inc. ...
Page 5
... RH6/AN14/P1C Note 1: The ECCP2/P2A pin placement is determined by the CCP2MX Configuration bit and Processor mode settings. 2: P1B, P1C, P3B and P3C pin placement is determined by the ECCPMX Configuration bit. © 2009 Microchip Technology Inc PIC18F8628 51 PIC18F8723 PIC18F8723 RJ2/WRL RJ3/WRH RB0/INT0 RB1/INT1 RB2/INT2 ...
Page 6
... Appendix D: Migration From Baseline to Enhanced Devices............................................................................................................... 52 Appendix E: Migration From Mid-Range to Enhanced Devices ........................................................................................................... 53 Appendix F: Migration From High-End to Enhanced Devices.............................................................................................................. 53 Index .................................................................................................................................................................................................... 55 The Microchip Web Site ....................................................................................................................................................................... 57 Customer Change Notification Service ................................................................................................................................................ 57 Customer Support ................................................................................................................................................................................ 57 Reader Response ................................................................................................................................................................................ 58 PIC18F8723 family Product Identification System ............................................................................................................................... 59 DS39894B-page 6 © 2009 Microchip Technology Inc. ...
Page 7
... When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com to receive the most current information on all of our products. © 2009 Microchip Technology Inc. PIC18F8723 DS39894B-page 7 ...
Page 8
... PIC18F8723 NOTES: DS39894B-page 8 © 2009 Microchip Technology Inc. ...
Page 9
... Flash program memory (96 Kbytes for PIC18FX628 devices and 128 Kbytes for PIC18FX723). • A/D channels (12 for PIC18F6628/6723 devices and 16 for PIC18F8628/8723 devices). • I/O ports (seven bidirectional ports on PIC18F6628/6723 devices and nine bidirectional ports on PIC18F8628/8723 devices). • External Memory Bus, configurable for 8 and 16-bit operation All other features for devices in this family are identical ...
Page 10
... Stack Full, Stack Underflow (PWRT, OST), Underflow (PWRT, OST), MCLR (optional), WDT MCLR (optional), WDT Yes Yes 75 Instructions; 83 with Extended Instruction Set Enabled Instruction Set Enabled 64-Pin TQFP PIC18F8628 PIC18F8723 DC – 40 MHz DC – 40 MHz 96K 128K 49152 65536 3936 3936 1024 1024 ...
Page 11
... OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. For additional information, refer to Section 2.0 “Oscillator Configurations” of the “PIC18F8722 Family Data Sheet” (DS39646). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Data Bus<8> ...
Page 12
... PIC18F8723 FAMILY FIGURE 1-2: PIC18F8628/8723 (80-PIN) BLOCK DIAGRAM Data Bus<8> Table Pointer<21> inc/dec logic 21 20 Address Latch Program Memory (48/64/96/128 Kbytes) Data Latch Instruction Bus <16> AD15:AD0, A19:A16 (Multiplexed with PORTD, PORTE and PORTH) State Machine Control Signals (3) Internal OSC1 Oscillator ...
Page 13
... ST = Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type Master Clear (input) or programming voltage (input Digital input ...
Page 14
... Timer0 external clock input. I/O TTL Digital I/O. I Analog Analog input 4. I Analog High/Low-Voltage Detect input. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description C/SMBus input buffer © 2009 Microchip Technology Inc. ...
Page 15
... Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. ...
Page 16
... I/O ST EUSART1 synchronous clock (see related RX1/DT1). I/O ST Digital I/ EUSART1 asynchronous receive. I/O ST EUSART1 synchronous data (see related TX1/CK1). CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description 2 C™ mode. C/SMBus input buffer © 2009 Microchip Technology Inc. ...
Page 17
... ST = Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTD is a bidirectional I/O port. I/O ST Digital I/O ...
Page 18
... ECCP1 PWM output C. I/O ST Digital I/O. O — ECCP1 PWM output B. I/O ST Digital I/O. I/O ST Enhanced Capture 2 input/Compare 2 output/ PWM2 output. O — ECCP2 PWM output A. CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description C/SMBus input buffer © 2009 Microchip Technology Inc. ...
Page 19
... ST = Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Default assignment for ECCP2 when Configuration bit, CCP2MX, is set. 2: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY Pin Buffer Type Type PORTF is a bidirectional I/O port. I/O ST Digital I/O ...
Page 20
... Ground reference for logic and I/O pins. P — Positive supply for logic and I/O pins. P — Ground reference for analog modules. P — Positive supply for analog modules. CMOS = CMOS compatible input or output Analog = Analog input O = Output C™ Description pin. C/SMBus input buffer © 2009 Microchip Technology Inc. ...
Page 21
... TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS Pin Number Pin Name TQFP RG5/MCLR RG5 MCLR V PP OSC1/CLKI/RA7 49 OSC1 CLKI RA7 OSC2/CLKO/RA6 50 OSC2 CLKO RA6 Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input P = Power Note 1: Alternate assignment for ECCP2 when Configuration bit, CCP2MX, is cleared (all operating modes except Microcontroller mode) ...
Page 22
... PIC18F8723 FAMILY TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RA0/AN0 30 RA0 AN0 RA1/AN1 29 RA1 AN1 RA2/AN2 REF RA2 AN2 V - REF RA3/AN3 REF RA3 AN3 V + REF RA4/T0CKI 34 RA4 T0CKI RA5/AN4/HLVDIN 33 RA5 AN4 HLVDIN RA6 RA7 Legend: TTL = TTL compatible input ...
Page 23
... TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RB0/INT0/FLT0 58 RB0 INT0 FLT0 RB1/INT1 57 RB1 INT1 RB2/INT2 56 RB2 INT2 RB3/INT3/ECCP2/P2A 55 RB3 INT3 (1) ECCP2 (1) P2A RB4/KBI0 54 RB4 KBI0 RB5/KBI1/PGM 53 RB5 KBI1 PGM RB6/KBI2/PGC 52 RB6 KBI2 PGC RB7/KBI3/PGD 47 RB7 ...
Page 24
... PIC18F8723 FAMILY TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RC0/T1OSO/T13CKI 36 RC0 T1OSO T13CKI RC1/T1OSI/ECCP2/ 35 P2A RC1 T1OSI (2) ECCP2 (2) P2A RC2/ECCP1/P1A 43 RC2 ECCP1 P1A RC3/SCK1/SCL1 44 RC3 SCK1 SCL1 RC4/SDI1/SDA1 45 RC4 SDI1 SDA1 RC5/SDO1 46 RC5 SDO1 RC6/TX1/CK1 ...
Page 25
... TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RD0/AD0/PSP0 72 RD0 AD0 PSP0 RD1/AD1/PSP1 69 RD1 AD1 PSP1 RD2/AD2/PSP2 68 RD2 AD2 PSP2 RD3/AD3/PSP3 67 RD3 AD3 PSP3 RD4/AD4/PSP4/SDO2 66 RD4 AD4 PSP4 SDO2 RD5/AD5/PSP5/ 65 SDI2/SDA2 RD5 AD5 PSP5 SDI2 SDA2 ...
Page 26
... PIC18F8723 FAMILY TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RE0/AD8/RD/P2D 4 RE0 AD8 RD P2D RE1/AD9/WR/P2C 3 RE1 AD9 WR P2C RE2/AD10/CS/P2B 78 RE2 AD10 CS P2B RE3/AD11/P3C 77 RE3 AD11 (4) P3C RE4/AD12/P3B 76 RE4 AD12 (4) P3B RE5/AD13/P1C 75 RE5 AD13 (4) P1C RE6/AD14/P1B 74 RE6 ...
Page 27
... TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RF0/AN5 24 RF0 AN5 RF1/AN6/C2OUT 23 RF1 AN6 C2OUT RF2/AN7/C1OUT 18 RF2 AN7 C1OUT RF3/AN8 17 RF3 AN8 RF4/AN9 16 RF4 AN9 RF5/AN10/CV 15 REF RF5 AN10 CV REF RF6/AN11 14 RF6 AN11 RF7/SS1 13 RF7 SS1 ...
Page 28
... PIC18F8723 FAMILY TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RG0/ECCP3/P3A 5 RG0 ECCP3 P3A RG1/TX2/CK2 6 RG1 TX2 CK2 RG2/RX2/DT2 7 RG2 RX2 DT2 RG3/CCP4/P3D 8 RG3 CCP4 P3D RG4/CCP5/P1D 10 RG4 CCP5 P1D RG5 Legend: TTL = TTL compatible input ...
Page 29
... TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RH0/A16 79 RH0 A16 RH1/A17 80 RH1 A17 RH2/A18 1 RH2 A18 RH3/A19 2 RH3 A19 RH4/AN12/P3C 22 RH4 AN12 (5) P3C RH5/AN13/P3B 21 RH5 AN13 (5) P3B RH6/AN14/P1C 20 RH6 AN14 (5) P1C RH7/AN15/P1B 19 RH7 AN15 (5) P1B ...
Page 30
... PIC18F8723 FAMILY TABLE 1-3: PIC18F8628/8723 (80-PIN) PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Number Pin Name TQFP RJ0/ALE 62 RJ0 ALE RJ1/OE 61 RJ1 OE RJ2/WRL 60 RJ2 WRL RJ3/WRH 59 RJ3 WRH RJ4/BA0 39 RJ4 BA0 RJ5/CE 40 RJ4 CE RJ6/LB 41 RJ6 LB RJ7/UB 42 RJ7 UB V 11, 31, 51 12, 32, 48 Legend: TTL = TTL compatible input ...
Page 31
... ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE The Analog-to-Digital (A/D) Converter module has 12 inputs for the 64-pin devices (PIC18F6628/6723) and 16 for the 80-pin devices (PIC18F8628/8723). This module allows conversion of an analog input signal to a corresponding 12-bit digital number. The module has five registers: • ...
Page 32
... D D 1010 D D 1011 D D 1100 D D 1101 D D 1110 D D 1111 A = Analog input Note 1: AN15 through AN12 are available only on PIC18F8628/8723 devices. DS39894B-page 32 R/W-0 R/W-0 VCFG0 PCFG3 U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared A REF External V - REF + External V ...
Page 33
... F /2 OSC Note 1: If the A/D F clock source is selected, a delay of one T RC clock starts. This allows the SLEEP instruction to be executed before starting a conversion. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY R/W-0 R/W-0 R/W-0 ACQT1 ACQT0 ADCS2 U = Unimplemented bit, read as ‘0’ ...
Page 34
... REF REF (2) AV and 1111 (1) AN15 1110 (1) AN14 1101 (1) AN13 1100 (1) AN12 1011 AN11 1010 AN10 1001 AN9 1000 AN8 0111 AN7 0110 AN6 0101 AN5 0100 AN4 0011 AN3 0010 AN2 0001 AN1 0000 AN0 © 2009 Microchip Technology Inc. ...
Page 35
... SS = Sampling Switch C = Sample/Hold Capacitance (from DAC) HOLD R = Sampling Switch Resistance SS © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 5. Wait for A/D conversion to complete by either: • Polling for the GO/DONE bit to be cleared OR • Waiting for the A/D interrupt 6. Read A/D Result registers (ADRESH:ADRESL); ...
Page 36
... T based assumptions: ). The DD C HOLD Rs Conversion Error V DD Temperature (- HOLD ln(1/4096) S COFF ) ln(1/4096) µs . This calculation is ACQ the following application system = 2.5 kΩ ≤ 1/2 LSb 3V → Rss = 4 kΩ 85°C (system max µs. © 2009 Microchip Technology Inc. ...
Page 37
... The RC source has a typical T 2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion divider should be used instead; otherwise, the A/D accuracy specification may not be met. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 2.3 Selecting the A/D Conversion ...
Page 38
... The voltage on the pin will be accurately converted. 2: Analog levels on any pin defined as a dig- ital input may cause the digital input buffer to consume current out of the device’s specification limits. clock will be converted. OL © 2009 Microchip Technology Inc. ...
Page 39
... Conversion starts Time (Holding capacitor is disconnected) Set GO/DONE bit (Holding capacitor continues acquiring input) © 2009 Microchip Technology Inc. PIC18F8723 FAMILY After the A/D conversion is completed or aborted wait is required before the next acquisition can CY be started. After this wait, acquisition on the selected channel is automatically started ...
Page 40
... TRISF3 TRISF2 TRISH4 TRISH3 TRISH2 Reset Bit 1 Bit 0 Values (3) INT0IF RBIF (3) TMR2IF TMR1IF (3) TMR2IE TMR1IE (3) TMR2IP TMR1IP (3) TMR3IF CCP2IF (3) TMR3IE CCP2IE (3) TMR3IP CCP2IP (3) (3) (3) GO/DONE ADON (3) PCFG1 PCFG0 (3) ADCS1 ADCS0 (3) TRISA1 TRISA0 (3) TRISF1 TRISF0 (3) TRISH1 TRISH0 © 2009 Microchip Technology Inc. ...
Page 41
... Legend unknown Note 1: See Register 3-1 and Register 3-2 for DEVID values. DEVID registers are read-only and cannot be programmed by the user. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 3.1 Device ID Registers The Device ID registers are “read-only” registers. They identify the device type and revision to device programmers and can be read by firmware using table reads ...
Page 42
... U = Unimplemented bit, read as ‘0’ Unchanged from programmed state DEV7 DEV6 DEV5 U = Unimplemented bit, read as ‘0’ Unchanged from programmed state DEV2:DEV0 (DEVID1<7:5>) 110 000 111 001 R R REV1 REV0 bit DEV4 DEV3 bit 0 Device PIC18F6628 PIC18F6723 PIC18F8628 PIC18F8723 © 2009 Microchip Technology Inc. ...
Page 43
... This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY (except V and MCLR) ...
Page 44
... FIGURE 4-2: PIC18F8723 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED) 6.0V 5.5V 5.0V 4.5V 4.0V 3.5V 3.0V 2.5V 2. MHz in 8-Bit External Memory mode. MAX MHz in all other modes. MAX DS39894B-page 44 PIC18F8723 Family Frequency PIC18F8723 Family Frequency © 2009 Microchip Technology Inc. 4.2V F MAX 4.2V F MAX ...
Page 45
... MHz MAX In all other modes (16.36 MHz/V) (V MAX MHz MAX Note the minimum voltage of the PIC DDAPPMIN © 2009 Microchip Technology Inc. PIC18F8723 FAMILY PIC18LF8723 Family Frequency – 2.0V MHz DDAPPMIN DDAPPMIN > 4.2V. DDAPPMIN – 2.0V MHz; DDAPPMIN > 4.2V. DDAPPMIN ® ...
Page 46
... DD = 3.0V ΔV ≥ 3. REF 3.0V ΔV ≥ 3. REF V = 5.0V DD ≤ V ≤ AIN REF For 12-bit resolution For 12-bit resolution For 12-bit resolution During V acquisition. AIN During A/D conversion cycle. source. V current is from REFH REFL © 2009 Microchip Technology Inc. ...
Page 47
... ADRES registers may be read on the following T 3: The time for the holding capacitor to acquire the “New” input voltage when the voltage changes full scale after the conversion ( the following cycle of the device clock. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY 131 130 . . . . . . 10 9 ...
Page 48
... PIC18F8723 FAMILY NOTES: DS39894B-page 48 © 2009 Microchip Technology Inc. ...
Page 49
... PACKAGING INFORMATION For packaging information, see the “PIC18F8722 Family Data Sheet” (DS39646). © 2009 Microchip Technology Inc. PIC18F8723 FAMILY DS39894B-page 49 ...
Page 50
... PIC18F8723 FAMILY NOTES: DS39894B-page 50 © 2009 Microchip Technology Inc. ...
Page 51
... Table B-1. PIC18F6628 PIC18F6723 96K 128K 49152 65536 28 28 Ports Yes Yes Input Channels 64-Pin TQFP 64-Pin TQFP DEVICE DIFFERENCES PIC18F8628 PIC18F8723 96K 128K 49152 65536 29 29 Ports Ports Yes Yes Yes Yes 16 Input Channels 16 Input Channels 80-Pin TQFP 80-Pin TQFP DS39894B-page 51 ...
Page 52
... DS39894B-page 52 APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES This section discusses how to migrate from a Baseline device (i.e., PIC16C5X Enhanced MCU device (i.e., PIC18FXXX). The following are the list of modifications over the PIC16C5X microcontroller family: Not Currently Available © 2009 Microchip Technology Inc. ...
Page 53
... AN716, “Migrating Designs from PIC16C74A/74B to PIC18C442”. The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations. This Application Note is available on our web site, www.microchip.com, as Literature Number DS00716. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES A detailed discussion of the migration pathway and differences between the high-end MCU devices (i ...
Page 54
... PIC18F8723 FAMILY NOTES: DS39894B-page 54 © 2009 Microchip Technology Inc. ...
Page 55
... ADCON1 Register............................................................... 31 ADCON2 Register............................................................... 31 ADRESH Register............................................................... 31 ADRESL Register ......................................................... 31, 34 Analog-to-Digital Converter. See A/D. B Block Diagrams A/D .............................................................................. 34 Analog Input Model ..................................................... 35 PIC18F6628/6723....................................................... 11 PIC18F8628/8723....................................................... 12 C Compare (ECCP2 Module) Special Event Trigger.................................................. 40 Conversion Considerations ................................................. 52 Customer Change Notification Service ............................... 57 Customer Notification Service............................................. 57 Customer Notification System............................................... 7 Customer Support ............................................................... 57 D Device Differences ...
Page 56
... DD V .............................................................................. .............................................................................. .............................................................................. 30 SS DS39894B-page 56 Pinout I/O Descriptions PIC18F6628/6723 ...................................................... 13 PIC18F8628/8723 ...................................................... 21 Power-Managed Modes........................................................ 3 and A/D Operation ...................................................... 38 Product Identification System ............................................. 59 R Reader Response............................................................... 58 Registers ADCON0 (A/D Control 0)............................................ 31 ADCON1 (A/D Control 1)............................................ 32 ADCON2 (A/D Control 2)............................................ 33 DEVID1 (Device ID 1)................................................. 42 DEVID2 (Device ID 2)................................................. 42 Revision History.................................................................. 51 S Special Features of the CPU ...
Page 57
... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2009 Microchip Technology Inc. PIC18F8723 FAMILY CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • ...
Page 58
... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS39894B-page 58 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS39894B © 2009 Microchip Technology Inc. ...
Page 59
... PIC18F8723 FAMILY PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office PART NO. X /XX Device Temperature Package Range (1) (2) Device PIC18F6628/6723, PIC18F8628/8723, V range 4.2V to 5.5V DD PIC18LF6628/6723, PIC18LF6628/6723 V range 2.0V to 5.5V DD Temperature I = -40°C to +85°C (Industrial) ...
Page 60
... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...