SST25VF080B-80-4I-SAE Microchip Technology, SST25VF080B-80-4I-SAE Datasheet - Page 8

• Manufacturer Part Number: SST25VF080B-80-4I-SAE
• Description: 2.7V To 3.6V 8Mbit SPI Serial Flash 8 SOIC 3.90mm (.150") TUBE
• Manufacturer: Microchip Technology

Specifications of SST25VF080B-80-4I-SAE

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 8M (1M x 8)
• Speed: 80MHz
• Interface: SPI Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (0.154", 3.90mm Width)
• Architecture: Flexible, Uniform Erase
• Timing Type: Synchronous
• Interface Type: SPI
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.7 V
• Maximum Operating Current: 30 mA
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

A Microchip Technology Company
©2011 Silicon Storage Technology, Inc.
Auto Address Increment (AAI)
Block Protection (BP3,BP2, BP1, BP0)
Block Protection Lock-Down (BPL)
The Auto Address Increment Programming-Status bit provides status on whether the device is in AAI
programming mode or Byte-Program mode. The default at power up is Byte-Program mode.
The Block-Protection (BP3, BP2, BP1, BP0) bits define the size of the memory area, as defined in
Table 4, to be software protected against any memory Write (Program or Erase) operation. The Write-
Status-Register (WRSR) instruction is used to program the BP3, BP2, BP1 and BP0 bits as long as
WP# is high or the Block-Protect-Lock (BPL) bit is 0. Chip-Erase can only be executed if Block-Protec-
tion bits are all 0. After power-up, BP3, BP2, BP1 and BP0 are set to 1.
WP# pin driven low (V
prevents any further alteration of the BPL, BP3, BP2, BP1, and BP0 bits. When the WP# pin is driven
high (V
0.
Table 4: Software Status Register Block Protection for SST25VF080B
Protection Level
1. X = Don’t Care (RESERVED) default is “0
2. Default at power-up for BP2, BP1, and BP0 is ‘111’. (All Blocks Protected)
None
Upper 1/16
Upper 1/8
Upper 1/4
Upper 1/2
All Blocks
All Blocks
All Blocks
IH
), the BPL bit has no effect and its value is “Don’t Care”. After power-up, the BPL bit is reset to
IL
), enables the Block-Protection-Lock-Down (BPL) bit. When BPL is set to 1, it
BP3
X
X
X
X
X
X
X
X
8
Status Register Bit
BP2
0
0
0
0
1
1
1
1
BP1
0
0
1
1
0
0
1
1
8 Mbit SPI Serial Flash
2
BP0
0
1
0
1
0
1
0
1
Protected Memory Address
SST25VF080B
F0000H-FFFFFH
E0000H-FFFFFH
C0000H-FFFFFH
80000H-FFFFFH
00000H-FFFFFH
00000H-FFFFFH
00000H-FFFFFH
1
8 Mbit
None
S71296-05-000
Data Sheet
T4.0 1296
02/11