ISP1505ABS-S NXP Semiconductors, ISP1505ABS-S Datasheet - Page 71
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
ISP1505ABS-S
Manufacturer Part Number
ISP1505ABS-S
Description
Manufacturer
NXP Semiconductors
Datasheet
1.ISP1505ABS-S.pdf
(76 pages)
Specifications of ISP1505ABS-S
Number Of Transceivers
1
Esd Protection
YeskV
Operating Supply Voltage (typ)
Not RequiredV
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
Not RequiredV
Operating Supply Voltage (min)
Not RequiredV
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / RoHS Status
Compliant
NXP Semiconductors
21. Revision history
Table 58.
ISP1505A_ISP1505C_3
Product data sheet
Document ID
ISP1505A_ISP1505C_3
Modifications:
ISP1505A_ISP1505C_2
Modifications:
ISP1505A_ISP1505C_1
Revision history
Release date
20080826
20070913
20061019
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Changed On-The-Go Supplement to the USB 2.0 Specification from Rev. 1.2 to Rev. 1.3.
Section 2
Section 8.2 “USB and OTG state
Section “OTG
Section 9.10.1 “Full-speed and low-speed host-initiated suspend and
second list item.
Section 9.10.2 “High-speed suspend and
Table 41 “Power Control register (address R = 3Dh to 3Fh, W = 3Dh, S = 3Eh, C = 3Fh) bit
description”: updated description for bits 3 and 2.
Removed reference to input clock mode from the following sections:
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Section 9.4.2 “Fault detection”: updated.
Section “Standard USB host controllers”: updated the first list item.
Section 10.2 “Extended register set”: updated the second paragraph.
Table 42 “Limiting values”: added V
Table 51 “Dynamic characteristics: reset and clock”: added
Table 52 “Dynamic characteristics: digital I/O pins”: updated.
Section 16 “Application information”: updated.
Section 2 “Features”
Section 5 “Block diagram”
Table 2 “Pin description”
Section 7.5 “Crystal oscillator and PLL”
Section 7.10.2 “V
Section 7.10.8 “XTAL1 and XTAL2”
Section 7.10.13 “CLOCK”
Table 3 “ULPI signal description”
Section 9.3 “Power-up, reset and bus idle sequence”
Table 42 “Limiting values”
Table 43 “Recommended operating conditions”
Table 45 “Static characteristics: digital pins (CLOCK, DIR, STP, NXT, DATA[7:0],
RESET_N/PSW_N)”
Table 51 “Dynamic characteristics: reset and clock”
Table 52 “Dynamic characteristics: digital I/O pins”
Section 16 “Application information”
“Features”: updated.
Data sheet status
Product data sheet
Product data sheet
Product data sheet
devices”: updated the last sentence.
Rev. 03 — 26 August 2008
CC(I/O)
”
transitions”: updated the first sentence.
I
on the DP and DM pins, and added Table note 1.
ULPI HS USB host and peripheral transceiver
resume”: updated the second list item.
ISP1505A; ISP1505C
Change notice
-
-
-
i(XTAL1)
Supersedes
ISP1505A_ISP1505C_2
ISP1505A_ISP1505C_1
-
and Table note 1.
resume”: updated the
© NXP B.V. 2008. All rights reserved.
70 of 75