W9751G6JB-3 Winbond, W9751G6JB-3 Datasheet - Page 43

no-image

W9751G6JB-3

Manufacturer Part Number
W9751G6JB-3
Description
Manufacturer
Winbond
Type
DDR2 SDRAMr
Datasheet

Specifications of W9751G6JB-3

Organization
32Mx16
Density
512Mb
Address Bus
14b
Access Time (max)
450ps
Maximum Clock Rate
667MHz
Operating Supply Voltage (typ)
1.8V
Package Type
WBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
150mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W9751G6JB-3
Manufacturer:
Winbond
Quantity:
2 596
Part Number:
W9751G6JB-3
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W9751G6JB-3
Manufacturer:
WINBOND
Quantity:
8 000
Part Number:
W9751G6JB-3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
9.11 AC Characteristics
9.11.1 AC Characteristics and Operating Condition for -18 speed grade
t
t
t
t
t
t
IS (base)
IH (base)
CH(avg)
CK(avg)
DQSCK
t
t
t
CL(avg)
t
t
SYM.
t
DQSQ
IS (ref)
IH (ref)
t
t
t
t
t
t
DQSS
DQSH
t
t
t
t
t
t
DQSL
t
t
t
WTR
RCD
REFI
CCD
RRD
FAW
t
t
RAS
RFC
t
CKE
RTP
DSS
DSH
DAL
IPW
WR
RP
RC
AC
Active to Read/Write Command Delay Time
Precharge to Active Command Period
Active to Ref/Active Command Period
Active to Precharge Command Period
Auto Refresh to Active/Auto Refresh command period
Average periodic
refresh Interval
Average clock period
Average clock high pulse width
Average clock low pulse width
DQ output access time from CLK/ CLK
DQS output access time from CLK / CLK
DQS-DQ skew for DQS & associated DQ signals
CKE minimum high and low pulse width
Active to active command period for 2KB page size
Four Activate Window for 2KB page size
Write recovery time
Auto-precharge write recovery + precharge time
Internal Write to Read command delay
Internal Read to Precharge command delay
Address and control input setup time
Address and control input hold time
Address and control input setup time
Address and control input hold time
Address and control input pulse width for each input
DQS latching rising transitions to associated clock edges
DQS falling edge to CLK setup time
DQS falling edge hold time from CLK
DQS input high pulse width
DQS input low pulse width
CAS to CAS command delay
Bin(CL-t
SPEED GRADE
PARAMETER
0 ° C ≦ T
85 ° C
RCD
<
t
t
t
t
-t
CK(avg)
CK(avg)
CK(avg)
CK(avg)
T
RP)
CASE
CASE
@ CL=4
@ CL=5
@ CL=6
@ CL=7
≦ 95 ° C
≦ 85 ° C
- 43 -
WR + tn
13.125
13.125
53.125
1.875
3.75
MIN.
105
-0.25
2.5
0.48
0.48
-350
-325
0.35
0.35
40
10
45
15
125
200
325
325
7.5
7.5
0.6
0.2
0.2
2
3
3
DDR2-1066 (-18)
RP
Publication Release Date: Jun. 18, 2010
7-7-7
70000
MAX.
7.5
7.5
7.5
7.5
0.52
0.52
0.25
350
325
175
7.8
3.9
W9751G6JB
t
t
t
t
t
t
t
t
UNIT
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
CK(avg)
n
n
n
μS
μS
nS
nS
nS
nS
nS
nS
nS
nS
nS
nS
pS
pS
pS
nS
nS
nS
nS
pS
pS
pS
pS
CK
CK
CK
25
Revision A03
40,42,43
40,42,43
40,42,43
40,42,43
NOTES
10,26,
11,26,
10,26,
11,26,
30,31
30,31
30,31
30,31
30,31
30,31
4,23
8,23
9,23
4,23
5,6
23
23
23
35
35
13
23
23
24
28
28
28
5
5
7

Related parts for W9751G6JB-3