SMC256BFJ6E Micron Technology Inc, SMC256BFJ6E Datasheet
SMC256BFJ6E
Specifications of SMC256BFJ6E
Available stocks
Related parts for SMC256BFJ6E
SMC256BFJ6E Summary of contents
Page 1
V supply CompactFlash™ card Features Custom-designed, highly-integrated memory controller – Fully compliant with CompactFlash specification 3.0 – Fully compatible with PCMCIA specification – PC Card ATA interface supported – True ...
Page 2
Contents Contents 1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
SMCxxxBF 6.3.3 6.3.4 6.3.5 6.3.6 6.4 Socket and copy register (206h in attribute memory 6.4.1 6.4.2 6.5 Attribute memory function . . . ...
Page 4
Contents 9.6 Cylinder low (LBA 15-8) register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 9.7 ...
Page 5
SMCxxxBF 10.1 Check power mode (98h or E5h ...
Page 6
Contents 10.12 Read Sector(s) command (20h or 21h 10.13 Read Verify Sector(s) command ...
Page 7
SMCxxxBF List of tables Table 1. Product list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
List of tables Table 49. Check power mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
SMCxxxBF List of figures Figure 1. CompactFlash memory card block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 10
... PCMCIA memory mode (personal computer memory card international association standard, JEIDA in Japan), and to the ATA specification when operating in true IDE mode. CompactFlash cards can be used with passive adapters in a PC-card type II or type III socket. The card has an internal intelligent controller which manages interface protocols, data storage and retrieval as well as hardware RS-code error correction code (ECC), defect handling, diagnostics and clock control ...
Page 11
... File size = 20 Mbytes sequential; sector count = 256. Table 3. Current consumption Current consumption (typ) Read Write Standby Sleep mode 1. All values are typical at 25 °C and nominal supply voltage and refer to 1-Gbyte CompactFlash card, operating in PIO mode. Table 4. Environmental specifications Environmental specifications Temperature Humidity (non-condensing) Salt water spray ...
Page 12
Capacity specification 2 Capacity specification This section Table 6 number of heads, sector/tracks and cylinders. Table 6. CF capacity specification Part Capacity number SMC032BF 32 Mbytes SMC064BF 64 Mbytes SMC128BF 128 Mbytes SMC256BF 256 Mbytes SMC512BF 512 Mbytes SMC01GBF 1 ...
Page 13
SMCxxxBF 3 Card physical 3.1 Physical description The CompactFlash memory card contains a single chip controller and flash memory module(s). The controller interfaces with a host system allowing data to be written to and read from the flash memory module(s). ...
Page 14
Electrical interface 4 Electrical interface 4.1 Electrical description The CompactFlash memory card operates in three basic modes: PC card ATA using I/O mode PC card ATA using memory mode True IDE mode, which is compatible with most disk drives. The ...
Page 15
SMCxxxBF Table 8. Pin assignment and pin type (continued) PC card memory mode Pin Signal Pin Num name type 17 A03 I 18 A02 I 19 A01 I 20 A00 I 21 D00 I/O 22 D01 I/O 23 D02 I/O ...
Page 16
Electrical interface Table 8. Pin assignment and pin type (continued) PC card memory mode Pin Signal Pin Num name type (3) 49 D10 I/O 50 GND 1. For True IDE mode, pin 9 is grounded. 2. The signal should be ...
Page 17
SMCxxxBF Table 9. Signal descriptions (continued) Signal name Dir. D15-D00 (PC card memory mode) D15-D00 I/O (PC card I/O mode) D15-D00 (True IDE mode) GND (PC card memory mode) GND (PC card I/O mode) GND (True IDE mode) –INPACK (PC ...
Page 18
Electrical interface Table 9. Signal descriptions (continued) Signal name Dir. –CD1, –CD2 (PC card memory mode) –CD1, –CD2 O (PC card I/O mode) –CD1, –CD2 (True IDE mode) –CE1, –CE2 (PC card memory mode) –CE1, –CE2 (PC card I/O mode) ...
Page 19
SMCxxxBF Table 9. Signal descriptions (continued) Signal name Dir. READY (PC card memory mode) O –IREQ (PC card I/O mode) INTRQ (True IDE mode) –REG (PC card memory mode) –REG (PC card I/O mode) –DMACK (True IDE mode) RESET (PC ...
Page 20
Electrical interface Table 9. Signal descriptions (continued) Signal name Dir. –WAIT (PC card memory mode) –WAIT O (PC card I/O mode) IORDY (True IDE mode) –WE (PC card memory mode) –WE (PC card I/O mode) –WE (True IDE mode) WP ...
Page 21
SMCxxxBF 4.2 Electrical specification Table 10 defines the DC characteristics for the CompactFlash memory card. Unless otherwise stated, conditions are ± 10 3.3 V ± -40 ° °C. Table ...
Page 22
... When operating in a CompactFlash advanced timing mode, the following conditions must be respected: Only one CompactFlash card must be connected to the CompactFlash bus The load capacitance (cable included) for all signals must be lower than 40 pF The cable length must be lower than 0. inches). The cable length is measured from the card connector to the host controller ...
Page 23
SMCxxxBF 5 Command interface There are two types of bus cycles and timing sequences that occur in the PCMCIA type interface, direct mapped I/O transfer and memory access. Two types of bus cycles are also available in true IDE interface ...
Page 24
... AVGL Figure 3. Configuration register (attribute memory) write waveforms –REG Address Inputs tsu(A) –WE –CE2/–CE1 – D15 ( signifies data provided by the system to the CompactFlash card. IN Table 17. Configuration register (attribute memory) write timing Symbol IEEE symbol tc(W) t AVAV tw(WE) t WLWH tsu(A) t AVWL ...
Page 25
SMCxxxBF 5.2 Common memory read and write Figure 4. Common memory read waveforms Address Inputs –REG –CE2/–CE1 – D15 (D ) OUT 1. D means data provided by the CompactFlash memory card to the system. OUT Table 18. ...
Page 26
Command interface Figure 5. Common memory write waveforms Address Inputs –REG –CE2/–CE1 – D15 ( signifies data provided by the system to the CompactFlash memory card. IN Table 19. Common memory write timing Cycle ...
Page 27
SMCxxxBF 5.3 I/O read and write Figure 6. I/O read waveforms Address Inputs –REG –CE2/–CE1 tsuA(IORD) –IORD –INPACK tdfIOIS16(ADR) –IOIS16 D0 to D15 1. D signifies data provided by the CompactFlash memory card or to the system. OUT (1) Table ...
Page 28
Command interface Figure 7. I/O write waveforms Address Inputs –REG –CE2/–CE1 tsuA(IOWR) –IOWR –IOIS16 D0 to D15 ( signifies data provided by the system to the CompactFlash memory card -IOIS16 and -INPACK are not ...
Page 29
SMCxxxBF 5.4 True IDE mode The timing waveforms for true IDE mode and true IDE DMA mode of operation in this section are drawn using the conventions in the ATA-4 specification, which are different than the conventions used in the ...
Page 30
Command interface Table 22. True IDE PIO mode read/write timing Symbol Parameter (2) t Cycle time (min) 0 Address Valid to -IORD/-IOWR t 1 setup (min) (2) t -IORD/-IOWR (min) 2 -IORD/-IOWR (min) register (8 ( bit) -IORD/-IOWR ...
Page 31
SMCxxxBF Figure 9. True IDE multi-word DMA mode read/write waveforms tM −CS0, −CS1 −∆ΜΑΡΘ tI −∆ΜΑΧΚ −IORD/−IOWR Read Data D0-D15 Write Data D0-D15 Table 23. True IDE multi-word DMA mode read/write timing Symbol Parameter (1) t Cycle time (min) 0 ...
Page 32
Card configuration 6 Card configuration The CompactFlash memory card is identified by information in the card information structure (CIS). The card has four configuration registers Configuration option register Pin replacement register Card configuration and status register Socket and copy register ...
Page 33
SMCxxxBF Table 25. CompactFlash memory card configuration registers decoding –CE2 –CE1 –REG –OE –WE A10 ...
Page 34
Card configuration Table 27. CompactFlash memory card configurations Conf5 Conf4 Conf3 Conf2 6.2 Card configuration and status register (202h in attribute memory) The card ...
Page 35
SMCxxxBF Table 28. Card configuration and status register (default value: 00h) Operation Read Changed Write 6.3 Pin replacement register (204h in attribute memory) This register contains information on the state of the READY signal when configured in memory mode and ...
Page 36
Card configuration Table 30. Pin replacement changed bit/mask bit values Initial value of ‘C’ status 6.4 Socket and copy register (206h in attribute memory) This register contains additional configuration information which identifies the card from other ...
Page 37
SMCxxxBF 6.5 Attribute memory function Attribute memory is a space where identification and configuration information are stored. Only 8-bit wide accesses at even addresses can be performed in this area. The card configuration registers are also located in the attribute ...
Page 38
Card configuration 6.6 I/O transfer function The I/O transfer to or from the card can be either bits. When a 16-bit accessible port is addressed, the When a 16-bit transfer is attempted, and the generate a pair ...
Page 39
SMCxxxBF 6.7 Common memory transfer function The common memory transfer to or from the card permits both 8- or 16-bit access to all of the common memory addresses. (see Table 34. Common memory function Function code Standby mode Byte read ...
Page 40
Card configuration Table 35. True IDE mode I/O function Function code CS1 – Invalid mode Standby mode H Task file write H Task file read H PIO data register write H DMA data register H ...
Page 41
SMCxxxBF 7 Host configuration requirements The CompactFlash advanced timing modes include PCMCIA-style I/O modes that are faster than the original 250 ns cycle time (see Before configuring the card interface for the I/O mode, the host must ensure that all ...
Page 42
Software interface 8 Software interface 8.1 CF-ATA drive register set definition and protocol The CompactFlash memory card can be configured as a high performance I/O device through: Standard PC-AT disk I/O address spaces – 1F0h-1F7h, 3F6h-3F7h (primary); – 170h-177h, 376h-377h ...
Page 43
SMCxxxBF Accesses to even addresses between 400h and 7FFh access register 8. Accesses to odd addresses between 400h and 7FFh access register 9. This 1-Kbyte memory window to the data register is provided so that hosts can perform memory-to-memory block ...
Page 44
Software interface 8.3 Contiguous I/O mapped addressing When the system decodes a contiguous block of I/O registers to select the card, the registers are accessed in the block of I/O space decoded by the system as shown in Table 38. ...
Page 45
SMCxxxBF 8.4 I/O primary and secondary address configurations When the system decodes the primary and secondary address configurations, the registers are accessed in the block of I/O space as shown in As for the memory mapped addressing, register 0 is ...
Page 46
Software interface 8.5 True IDE mode addressing When the card is configured in the true IDE mode, the I/O decoding is as shown in Table 40. True IDE mode I/O decoding CS1 CS0 – – ...
Page 47
SMCxxxBF 9 CF-ATA registers The following section describes the hardware registers used by the host software to issue commands to the card. These registers are collectively referred to as the ‘task file’. In accordance with the PCMCIA specification, each register ...
Page 48
CF-ATA registers Table 42. Data register access Data register PIO word data register DMA word data register PIO byte data register (selected using Set Features command) 9.2 Error register The error register is a read-only register, located at address 1F1h ...
Page 49
SMCxxxBF Table 43. Error register D7 D6 BBK UNC 9.3 Feature register The feature register is a write-only register, located at address 1F1h [171h], offset 1h, Dh. This write-only register provides information on features that the host can utilize. It ...
Page 50
CF-ATA registers 9.8 Drive/head (LBA 27-24) register The driver/head register is located at address 1F6h [176h], offset 6h. The drive/head register is used to select the drive and head also used to select LBA addressing instead of cylinder/head/sector ...
Page 51
SMCxxxBF Table 44. Drive/head register LBA 9.9 Status & alternate status registers The status & alternate status registers are located at addresses 1F7h [177h] and 3F6h [376h], respectively. Offsets are 7h and Eh. These registers return the ...
Page 52
CF-ATA registers 9.9.8 Bit 0 (ERR) This bit is set when the previous command has ended in some type of error. The bits in the error register contain additional information describing the error. In case of read or write access ...
Page 53
SMCxxxBF 9.11 Card (drive) address register The card (drive) address register is located at address 3F7h [377h], offset Fh. This read-only register is provided for compatibility with the AT disk drive interface and can be used for confirming the drive ...
Page 54
CF-ATA command description 10 CF-ATA command description This section defines the software requirements and the format of the commands the host sends to the card. Commands are issued to the card by loading the required registers in the command block ...
Page 55
SMCxxxBF Table 48. CF-ATA command set Class 1 1 Standby Immediate 1 Translate Sector Write Multiple 3 Write Multiple w/o Erase 2 Write Sector(s) 2 Write Sector(s) w/o Erase features register, SC ...
Page 56
CF-ATA command description 10.2 Execute drive diagnostic (90h) This command performs the internal diagnostic tests implemented by the card. In PCMCIA configuration, this command only runs on the card which is addressed by the drive/head register when the command is ...
Page 57
... Some operating systems require bit 6 of word set to ‘1’ (non-removable device) to use the card as the root storage device. The card must be the root storage device when a host completely replaces conventional disk storage with a CompactFlash card in true IDE mode. To support this requirement and provide capability for any future removable media cards, alternate value of word 0 is set in true IDE mode of operation ...
Page 58
CF-ATA command description 10.4.4 Word 6: default number of sectors per track This field contains the number of sectors per track in the default translation mode. 10.4.5 Word 7-8: number of sectors per card This field contains the number of ...
Page 59
SMCxxxBF 10.4.14 Word 57-58: current capacity This field contains the product of the current cylinders, heads and sectors. 10.4.15 Word 59: multiple sector setting Bits 15-9 are reserved and must be set to ‘0’. Bit 8 is set to ‘1’, ...
Page 60
CF-ATA command description 10.4.19 Word 65: minimum multi-word DMA transfer cycle time Word 65 of the parameter information of the Identify Device command is defined as the minimum multi-word DMA transfer cycle time. It corresponds to the minimum cycle time ...
Page 61
SMCxxxBF 10.4.24 Word 164: advanced PCMCIA I/O and memory timing modes capabilities and settings This word describes the capabilities and current settings for CFA defined advanced timing modes using the memory and PCMCIA I/O interface: Bits 2-0: maximum advanced PCMCIA ...
Page 62
CF-ATA command description Table 54. Identify drive information Word Default address value 848Ah 0 044Ah 1 XXXXh 2 0000h 3 00XXh 4 0000h 5 0000h 6 XXXXh 7-8 XXXXh 9 0000h 10-19 20 0000h 21 0000h 22 0004h 23-26 27-46 ...
Page 63
SMCxxxBF Table 54. Identify drive information (continued) Word Default address value 64 0003h 65 0050h 66 0050h 67 0050h 68 0050h 69-128 0000h 129-159 0000h 160-162 0000h 163 0492h 164 001Bh 165-255 0000h 10.5 Idle command (97h or E3h) This ...
Page 64
CF-ATA command description Table 56. Idle Immediate Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.7 Initialize Drive Parameters command (91h) This command enables the host to set the ...
Page 65
SMCxxxBF 10.8 NOP command (00h) This command always fails with the CompactFlash memory card returning command aborted. Table 58 Table 58. NOP Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature ...
Page 66
... Data transfer begins at the sector specified in the sector number register. When the Read DMA command is issued, the CompactFlash card asserts BSY, and transfers all or part of the sector data in the buffer. The card can then set DRQ and clear BSY, although it is not required ...
Page 67
SMCxxxBF 10.11 Read Multiple command (C4h) The Read Multiple command performs similarly to the Read Sectors command. Interrupts are not generated on every sector, but on the transfer of a block which contains the number of sectors defined by a ...
Page 68
CF-ATA command description 10.12 Read Sector(s) command (20h or 21h) This command reads from 1 to 256 sectors as specified in the sector count register. A sector count of 0 requests 256 sectors. The transfer begins at the sector specified ...
Page 69
SMCxxxBF Table 63. Read Verify Sector(s) Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.14 Recalibrate command (1Xh) This command is effectively a NOP command to the card and ...
Page 70
CF-ATA command description 10.15 Request Sense command (03h) This command requests extended error information for the previous command. defines the Request Sense command byte sequence. error codes. The extended error code is returned to the host in the error register. ...
Page 71
SMCxxxBF 10.16 Seek command (7Xh) This command is effectively a NOP command to the card although it does perform a range check of cylinder and head or LBA address and returns an error if the address is out of range. ...
Page 72
CF-ATA command description M Table 68. Set Features Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) Table 69. Features supported Feature 01h Enable 8-bit data transfers 03h Set transfer ...
Page 73
SMCxxxBF 10.18 Set Multiple Mode command (C6h) This command enables the card to perform read and write multiple operations and establishes the block count for these commands. The sector count register is loaded with the number of sectors per block. ...
Page 74
CF-ATA command description Table 72. Set Sleep Mode Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.20 Standby command (96h or E2) This command causes the card to set ...
Page 75
SMCxxxBF Table 74. Standby Immediate Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.22 Translate Sector command (87h) This command allows the host a method of determining the exact ...
Page 76
CF-ATA command description 10.23 Wear Level command (F5h) This command is effectively a NOP command and only implemented for backward compatibility. The sector count register will always be returned with a ‘00h’ indicating wear level is not needed. Table 77 ...
Page 77
SMCxxxBF 10.25 Write DMA command (CAh) This command uses DMA mode to write from 1 to 256 sectors as specified in the sector count register. If the sector count is set to ‘0’, 256 sectors will be read by issuing ...
Page 78
CF-ATA command description 10.26 Write Multiple command (C5h) This command is similar to the Write Sectors command. The card sets BSY within 400 ns of accepting the command. Interrupts are not presented on each sector but on the transfer of ...
Page 79
SMCxxxBF 10.27 Write Multiple without Erase command (CDh) This command is similar to the Write Multiple command with the exception that an implied erase before write operation is not performed. The sectors should be pre-erased with the Erase Sector(s) command ...
Page 80
CF-ATA command description Table 82. Write Sector(s) Bit Command (7) C/D/H (6) Cyl High (5) Cyl Low (4) Sect Num (3) Sect Cnt (2) Feature (1) 10.29 Write Sector(s) without Erase command (38h) This command is similar to the Write ...
Page 81
SMCxxxBF 10.30 Write Verify command (3Ch) This command is similar to the Write Sector(s) command, except each sector is verified immediately after being written. This command has the same protocol as the Write Sector(s) command. Table 84 Table 84. Write ...
Page 82
CIS information (typical) 11 CIS information (typical) -------- 0000: Code 01, link -------- – Tuple CISTPL_DEVICE (01), length 4 (04) – Device type is FUNCSPEC – Extended speed byte used – Device speed is 80ns ...
Page 83
SMCxxxBF -------- – Tuple CISTPL_VERS_1 (15), length 18 (12) – Major version 4, minor version 1 – Product Information: Manufacturer: ‘Numonyx’, – Product name: ‘Numonyx-xxxxB’ -------- 0056: Code 21, link -------- – Tuple CISTPL_FUNCID (21), length 2 ...
Page 84
CIS information (typical) -------- 007E: Code 1B, link -------- – Tuple CISTPL_CFTABLE_ENTRY (1B), length 8 (08) – Configuration Table Index is 00 (default) – Interface type is Memory – BVDs not ...
Page 85
SMCxxxBF Peak I = 45.0 mA -------- 00CA: Code 1B, link -------- – Tuple CISTPL_CFTABLE_ENTRY (1B), length 15 (0F) – Configuration Table Index is ...
Page 86
CIS information (typical) -------- 011E: Code 1B, link -------- – Tuple CISTPL_CFTABLE_ENTRY (1B), length 6 (06) – Configuration Table Index is 03 – V Power Description: Nom V = 3.30 V, Peak I ...
Page 87
SMCxxxBF 12 Package mechanical Figure 10. Type I CompactFlash memory card dimensions 1.60mm ± 0.5 (0.063in ± 0.002) 3.30mm ± 0.10 (0.130in ± 0.004) 1.65mm (0.130in 0.5mm ± 0.1 (4X R 0.020in ± 0.004 ...
Page 88
Ordering information 13 Ordering information Table 85. Ordering information scheme Example: Memory card standard SMC = storage medium, CompactFlash Density 032 = 32 Mbytes 064 = 64 Mbytes 128 = 128 Mbytes 256 = 256 Mbytes 512 = 512 Mbytes ...
Page 89
SMCxxxBF 14 Revision history Table 86. Document revision history Date Revision 22-Sep-2006 27-Oct-2006 10-Dec-2007 12-May-2008 1 Initial release. Sustained write and read performances changed to 12.5 Mbyte/s and 19 Mbyte/s, respectively. Table 2: System performance updated. Sectors_card and total addressable ...
Page 90
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE ...