MT45V512KW16PEGA-70 WT Micron Technology Inc, MT45V512KW16PEGA-70 WT Datasheet
MT45V512KW16PEGA-70 WT
Specifications of MT45V512KW16PEGA-70 WT
Related parts for MT45V512KW16PEGA-70 WT
MT45V512KW16PEGA-70 WT Summary of contents
Page 1
... DQ2 D VssQ DQ11 A17 A7 DQ3 Vcc E VccQ DQ12 NC A16 DQ4 Vss F DQ14 DQ13 A14 DQ6 A15 DQ5 G DQ15 NC A12 A13 WE# DQ7 H A18 A8 A9 A10 A11 NC Top view (Ball down) Part Number Example: MT45V512KW16PEGA-55WT ©2007 Micron Technology, Inc. All rights reserved. Features ...
Page 2
Table of Contents Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
List of Figures Figure 1: 48-Ball VFBGA Ball Assignments ...
Page 4
List of Tables Table 1: VFBGA Ball Descriptions ...
Page 5
General Description Micron power, portable applications. The MT45V512KW16PE is an 8Mb DRAM core device orga- nized as 512K x 16 bits. These devices include the industry-standard, asynchronous memory interface found on other low-power SRAM or pseudo-SRAM (PSRAM) offerings. For seamless ...
Page 6
Ball Descriptions Table 1: VFBGA Ball Descriptions VFBGA Ball Assignment Symbol Type H1, D3, E4, F4, A[18:0] Input F3, G4, G3, H5, H4, H3, H2, D4, C4, C3, B4, B3, A5, A4 CE# Input A1 LB# Input A2 ...
Page 7
Bus Operations Table 2: Bus Operations Mode Standby Read Write No operation PAR Partial-array refresh Deep power-down DPD Load configuration register Notes: 1. When LB# and UB# are in select mode (LOW), DQ[15:0] are affected. When LB# alone is in ...
Page 8
Part Numbering Information Micron PSRAM devices are available in several configurations and densities (see Figure 3). Figure 3: Part Number Chart Micron Technology Product Family 45 = PSRAM memory Operating Core Voltage V = 2.7V–3.6V Address Locations K = Kilobits ...
Page 9
Functional Description In general, MT45V512KW16PE devices are high-density alternatives to SRAM and PSRAM products that are popular in low-power, portable applications. MT45V512KW16PE devices contain an 8,388,608-bit DRAM core organized as 524,288 addresses by 16 bits. These devices include the industry-standard, ...
Page 10
Figure 5: READ Operation CE# OE# WE# Address Data LB#/UB# Figure 6: WRITE Operation CE# OE# WE# Address Data LB#/UB# PDF: 09005aef82f264f6/Source: 09005aef82f264aa 8mb_4mb_ap_3v_psram_p22z__2.fm - Rev. C 4/08 EN 8Mb: 3.0V Core Async/Page PSRAM Memory 512K x 16 Valid address ...
Page 11
Page Mode READ Operation Page mode is a performance-enhancing extension to the legacy asynchronous READ operation. In page-mode-capable products, an initial asynchronous read access is performed, then adjacent addresses can be read quickly by simply changing the low- order address. ...
Page 12
Low-Power Operation Standby Mode Operation During standby, the device current consumption is reduced to the level necessary to perform the DRAM REFRESH operation on the full array. Standby operation occurs when CE# and ZZ# are HIGH. The device enters a ...
Page 13
Figure 8: Software Access PAR Functionality No Deep Power-Down Operation Deep power-down (DPD) operation disables all refresh-related activity. This mode is used when the system does not require the storage provided by the PSRAM device. Any stored data will become ...
Page 14
Configuration Register Operation The configuration register (CR) defines how the PSRAM device performs a transparent self refresh. Altering the refresh parameters can dramatically reduce current consump- tion during standby mode. Page mode control is embedded in the CR. This register ...
Page 15
Software Access to the Configuration Register The contents of the CR can be read or modified using a software access sequence. The nature of this access mechanism can potentially eliminate the need for the ZZ# ball. If the software-access mechanism ...
Page 16
Figure 12: Read Configuration Register Address CE# OE# WE# LB#/UB# Data Notes possible that the data stored at the highest memory location will be altered if the data at the falling edge of WE# is not 0000h. ...
Page 17
Electrical Characteristics Stresses greater than those listed in Table 3 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the ...
Page 18
Maximum and Typical Standby Currents Maximum and typical standby currents for the MT45V512KW16PE device are shown in Figure 13. Figure 13: Typical Refresh Current vs. Temperature 120 100 –45 –35 –25 –15 –5 Table 5: ...
Page 19
Figure 14: AC Input/Output Reference Waveform Input Notes test inputs are driven at V times (10% to 90%) < 1.6ns. 2. Input timing begins Output timing ends at ...
Page 20
Table 8: WRITE Cycle Timing Requirements Parameter Address setup time Address valid to end of write Byte select to end of write CE# HIGH time during write Chip enable to end of write Data hold from write time Data write ...
Page 21
Timing Diagrams Table 11: Initialization Timing Parameters Parameter Initialization period (required before normal operations) Figure 16: Power-Up Initialization Period Vcc, VccQ = 2.7V Figure 17: Load Configuration Register Address CE# LB#/UB# WE# OE# ZZ# Figure 18: Deep Power-Down Entry and ...
Page 22
Figure 19: Single READ Operation (WE Address CE# LB#/UB# OE# Data out Figure 20: Page Mode READ Operation (WE Address A[18:4] Address A[3:0] CE# LB#/UB# OE# Data out PDF: 09005aef82f264f6/Source: 09005aef82f264aa 8mb_4mb_ap_3v_psram_p22z__2.fm - Rev. C 4/08 ...
Page 23
Figure 21: WRITE Cycle (WE# Control) Address CE# LB#/UB# WE# OE# Data in Data out Figure 22: WRITE Cycle (CE# Control) Address CE# LB#/UB# WE# OE# Data in Data out PDF: 09005aef82f264f6/Source: 09005aef82f264aa 8mb_4mb_ap_3v_psram_p22z__2.fm - Rev. C 4/08 EN 8Mb: ...
Page 24
Figure 23: WRITE Cycle (LB#/UB# Control) Address CE# LB#/UB# WE# OE# Data in Data out PDF: 09005aef82f264f6/Source: 09005aef82f264aa 8mb_4mb_ap_3v_psram_p22z__2.fm - Rev. C 4/08 EN 8Mb: 3.0V Core Async/Page PSRAM Memory 512K Valid address ...
Page 25
Package Dimensions Figure 24: 48-Ball VFBGA 0.70 ±0.05 Seating plane A 0.10 A 48X Ø0.37 Dimensions apply to solder balls post-reflow. Pre-reflow ball diameter is 0. 0.30 SMD ball pad. Ball A6 5.25 2.625 1.875 6.00 ±0.10 Notes: ...
Page 26
Revision History Rev. C, Production . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...