MC9S08SH16CTL Freescale, MC9S08SH16CTL Datasheet - Page 159

no-image

MC9S08SH16CTL

Manufacturer Part Number
MC9S08SH16CTL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08SH16CTL

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
SCI/SPI
Total Internal Ram Size
1KB
# I/os (max)
23
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
16-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Package Type
TSSOP
Program Memory Type
Flash
Program Memory Size
16KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08SH16CTL
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC9S08SH16CTL
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
MC9S08SH16CTL
Manufacturer:
FREESCALE
Quantity:
5 000
10.4
This section provides a complete functional description of the IIC module.
10.4.1
The IIC bus system uses a serial data line (SDA) and a serial clock line (SCL) for data transfer. All devices
connected to it must have open drain or open collector outputs. A logic AND function is exercised on both
lines with external pull-up resistors. The value of these resistors is system dependent.
Normally, a standard communication is composed of four parts:
The stop signal should not be confused with the CPU stop instruction. The IIC bus system communication
is described briefly in the following sections and illustrated in
Freescale Semiconductor
AD[10:8]
GCAEN
ADEXT
Field
2–0
7
6
Start signal
Slave address transmission
Data transfer
Stop signal
Functional Description
IIC Protocol
General Call Address Enable. The GCAEN bit enables or disables general call address.
0 General call address is disabled
1 General call address is enabled
Address Extension. The ADEXT bit controls the number of bits used for the slave address.
0 7-bit address scheme
1 10-bit address scheme
Slave Address. The AD[10:8] field contains the upper three bits of the slave address in the 10-bit address
scheme. This field is only valid when the ADEXT bit is set.
Table 10-9. IICC2 Field Descriptions
MC9S08SH32 Series Data Sheet, Rev. 2
PRELIMINARY
Description
Figure
Chapter 10 Inter-Integrated Circuit (S08IICV2)
10-9.
159

Related parts for MC9S08SH16CTL