MCIMX31VKN5 Freescale, MCIMX31VKN5 Datasheet - Page 38
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MCIMX31VKN5
Manufacturer Part Number
MCIMX31VKN5
Description
Manufacturer
Freescale
Datasheet
1.MCIMX31VKN5.pdf
(122 pages)
Specifications of MCIMX31VKN5
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCIMX31VKN5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX31VKN5B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX31VKN5BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX31VKN5C
Manufacturer:
FREESCA
Quantity:
18
Company:
Part Number:
MCIMX31VKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31VKN5C
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX31VKN5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Electrical Characteristics
1
2
4.3.9
This section provides electrical parametrics and timings for EMI module.
4.3.9.1
The NFC supports normal timing mode, using two flash clock cycles for one access of RE and WE. AC
timings are provided as multiplications of the clock cycle and fixed delay.
and
for normal mode, and
38
Phase lock time
Maximum allowed PLL supply voltage ripple
Maximum allowed PLL supply voltage ripple
Maximum allowed PLL supply voltage ripple
PLL output clock phase jitter
PLL output clock period jitter
The user or board designer must take into account that the use of a frequency other than 26 MHz would require adjustment to
the DPTC–DVFS table, which is incorporated into operating system code.
The PLL reference frequency must be ≤ 35 MHz. Therefore, for frequencies between 35 MHz and 70 MHz, program the
predivider to divide by 2 or more. If the CKIH frequency is above 70 MHz, program the predivider to 3 or more. For PD bit
description, see the reference manual.
Figure 26
EMI Electrical Specifications
NAND Flash Controller Interface (NFC)
depict the relative timing requirements among different signals of the NFC at module level,
NFCE
NFWE
NFIO[7:0]
NFCLE
NFALE
Parameter
Table 32
Figure 23. Command Latch Cycle Timing DIagram
lists the timing parameters.
Table 31. DPLL Specifications (continued)
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
NF6
NF3
NF1
Min
—
—
—
—
—
—
Command
NF8
NF5
Typ
—
—
—
—
—
—
NF9
NF7
Max
100
420
5.2
NF2
25
20
25
NF4
Unit
mV 50 kHz < F
mV F
mV F
ns
ps
µs
Figure
In addition to the frequency
Measured on CLKO pin
Measured on CLKO pin
modulation
modulation
23,
< 50 kHz
> 300 kHz
Figure
modulation
Freescale Semiconductor
Comments
24,
< 300 kHz
Figure
25,