MCIMX31VKN5 Freescale, MCIMX31VKN5 Datasheet - Page 63
![no-image](/images/manufacturer_photos/0/2/261/freescale_sml.jpg)
MCIMX31VKN5
Manufacturer Part Number
MCIMX31VKN5
Description
Manufacturer
Freescale
Datasheet
1.MCIMX31VKN5.pdf
(122 pages)
Specifications of MCIMX31VKN5
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCIMX31VKN5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX31VKN5B
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX31VKN5BR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX31VKN5C
Manufacturer:
FREESCA
Quantity:
18
Company:
Part Number:
MCIMX31VKN5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX31VKN5C
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCIMX31VKN5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
1
IP16 Display interface clock low time
IP17 Display interface clock high
IP18 Data setup time
IP19 Data holdup time
IP20 Control signals setup time to
The SCREEN_WIDTH, SCREEN_HEIGHT, H_SYNC_WIDTH, V_SYNC_WIDTH, BGXP, BGYP and
V_SYNC_WIDTH_L parameters are programmed via the SDC_HOR_CONF, SDC_VER_CONF,
SDC_BG_POS Registers. The FW and FH parameters are programmed for the corresponding DMA
channel. The DISP3_IF_CLK_PER_WR, HSP_CLK_PERIOD and DISP3_IF_CLK_CNT_D parameters
are programmed via the DI_DISP3_TIME_CONF, DI_HSP_CLK_PER and DI_DISP_ACC_CC
Registers.
Figure 49
parameters. The DISP3_IF_CLK_DOWN_WR and DISP3_IF_CLK_UP_WR parameters are set via the
DI_DISP3_TIME_CONF Register.
Freescale Semiconductor
ID
The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These
conditions may be device specific.
time
display interface clock
DISPB_D3_VSYNC
DISPB_D3_HSYNC
DISPB_D3_DRDY
DISPB_D3_CLK
depicts the synchronous display interface timing for access level, and
other controls
DISPB_DATA
Parameter
HSP_CLK is the High-Speed Port Clock, which is the input to the Image
Processing Unit (IPU). Its frequency is controlled by the Clock Control
Module (CCM) settings. The HSP_CLK frequency must be greater than or
equal to the AHB clock frequency.
Table 48. Synchronous Display Interface Timing Parameters—Access Level
Figure 49. Synchronous Display Interface Timing Diagram—Access Level
IP16
Symbol
Tdhd
Tckh
Tdsu
Tcsu
MCIMX31/MCIMX31L Technical Data, Rev. 4.1
Tckl
IP17
Tdicd–Tdicu–1.5
Tdicp–Tdicd+Tdicu–1.5
Tdicd–3.5
Tdicp–Tdicd–3.5
Tdicd–3.5
IP19
Min
NOTE
IP18
IP20
Tdicd
Tdicp–Tdicd+Tdicu
Tdicu
Tdicp–Tdicu
Tdicu
2
–Tdicu
Typ
1
3
Tdicd–Tdicu+1.5
Tdicp–Tdicd+Tdicu+1.5
Table 48
Electrical Characteristics
Max
—
—
—
lists the timing
Units
ns
ns
ns
ns
ns
63