SSTE32882KA1AKG IDT, Integrated Device Technology Inc, SSTE32882KA1AKG Datasheet - Page 23

• Manufacturer Part Number: SSTE32882KA1AKG
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of SSTE32882KA1AKG

• Lead Free Status / RoHS Status: Compliant

1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
SSTE32882KA1
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
5
first crossing of V
crossing of V
line between shaded ‘V
nominal slew rate line anywhere between shaded ‘V
from the ac level to dc level is used for derating value .
6
the first crossing of V
crossing of V
between shaded ‘dc level to V
nominal slew rate line anywhere between shaded ‘dc to V
from the dc level to V
Setup (t
Hold (t
H
SU
) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V
IH
REF
) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of V
(
DC
(
DC
IH
)
THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
MIN
(
) and the first crossing of V
AC
REF
REF
REF
) min. Setup (t
and the first crossing of V
(
(
DC
DC
(
DC
) level is used for derating value.
). Hold (t
REF
) to ac region’, use nominal slew rate for derating value. If the actual signal is later than the
(
DC
) region’ use nominal slew rate for derating value. If the actual signal is earlier than the
SU
H
) nominal slew rate for a falling signal is defined as the slew rate between the last
) nominal slew rate for a falling signal is defined as the slew rate between the last
IL
REF
(
AC
REF
) max. If the actual signal is always earlier than the nominal slew rate
(
DC
(
DC
). If the actual signal is always later than the nominal slew rate line
REF
) to ac region’, the slew rate of a tangent line to the actual signal
(
DC
) region’, the slew rate of a tangent line to the actual signal
23
COMMERCIAL TEMPERATURE RANGE
SSTE32882KA1
IL
(
DC
REF
)
MAX
(
DC
) and
and
7314/8