CAT5221WI-00TE13 ON Semiconductor, CAT5221WI-00TE13 Datasheet - Page 8
![](/photos/31/40/314081/20pin_soic__sml.jpg)
CAT5221WI-00TE13
Manufacturer Part Number
CAT5221WI-00TE13
Description
Manufacturer
ON Semiconductor
Datasheet
1.CAT5221WI-00TE13.pdf
(16 pages)
Specifications of CAT5221WI-00TE13
Number Of Elements
2
# Of Taps
64
Resistance (max)
100KOhm
Power Supply Requirement
Single
Interface Type
Serial (2-Wire/I2C)
Single Supply Voltage (typ)
3.3/5V
Dual Supply Voltage (typ)
Not RequiredV
Single Supply Voltage (min)
2.5V
Single Supply Voltage (max)
6V
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
20
Lead Free Status / RoHS Status
Compliant
The first byte sent to the CAT5221 from the master/
processor is called the Slave/DPP Address Byte. The
most significant four bits of the slave address are a
device type identifier. These bits for the CAT5221 are
fixed at 0101[B] (refer to Table 1).
The next four bits, A3 - A0, are the internal slave address
and must match the physical device address which is
defined by the state of the A3 - A0 input pins for the
CAT5221 to successfully continue the command
sequence. Only the device which slave address matches
the incoming device address sent by the master executes
the instruction. The A3 - A0 inputs can be actively driven
by CMOS input signals or tied to V
Document No. 2113, Rev. I
(MSB)
(MSB)
ID3
I3
0
ID2
I2
1
Device Type
Instruction
Identifier
Opcode
CC
ID1
I1
or V
0
SS
.
ID0
I0
1
8
WCR/Pot Selection
A3
The next byte sent to the CAT5221 contains the instruction
and register pointer information. The four most significant
bits used provide the instruction opcode I [3:0]. The P0
bit points to one of the Wiper Control Registers. The
least two significant bits, R1 and R0, point to one of the
four data registers of each associated potentiometer.
The format is shown in Table 2.
0
P0
A2
DR0
DR1
DR2
DR3
Slave Address
R1
A1
Data Register
Selection
0
0
1
1
(LSB)
(LSB)
R0
A0
0
1
0
1