IDT5T93GL02PGGI IDT, Integrated Device Technology Inc, IDT5T93GL02PGGI Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
IDT5T93GL02PGGI
Manufacturer Part Number
IDT5T93GL02PGGI
Description
IC CLK BUFF/DVR MUX 1:2 20TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Series
TERABUFFER™ IIr
Type
Fanout Buffer (Distribution), Multiplexerr
Datasheet
1.IDT5T93GL02PGGI.pdf
(17 pages)
Specifications of IDT5T93GL02PGGI
Number Of Circuits
1
Ratio - Input:output
1:2
Differential - Input:output
Yes/Yes
Input
CML, eHSTL, HSTL, LVDS, LVEPECL, LVPECL, LVTTL
Output
LVDS
Frequency - Max
450MHz
Voltage - Supply
2.3 V ~ 2.7 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Frequency-max
450MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
5T93GL02PGGI
800-1986-5
IDT5T93GL02PGGI
800-1986-5
IDT5T93GL02PGGI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT5T93GL02PGGI
Manufacturer:
IDT
Quantity:
64
IDT5T93GL02 Data Sheet
Power Down Timing
NOTE 1: It is recommended that outputs be disabled before entering power-down mode. It is also recommended that the outputs remain
disabled until the device completes power-up after asserting PD.
NOTE 2: The Power Down Timing diagram assumes that GL is HIGH.
NOTE 3: It should be noted that during power-down mode, the outputs are both pulled to V
shown when Qn/Qn goes to V
IDT5T93GL02 REVISION B AUGUST 27, 2009
Qn - Qn
A
A
1
2
- A
- A
PD
G
1
2
DIF
= 0.
12
2.5V LVDS 1:2 GLITCHLESS CLOCK BUFFER TERABUFFER™ II
DD
. In the Power Down Timing diagram this is
+V
V
-V
+V
V
-V
+V
V
-V
V
V
V
V
V
V
DIF
DIF
DIF
THI
THI
IH
IL
IH
IL
DIF
DIF
DIF
DIF
DIF
DIF
=0
=0
=0
©2009 Integrated Device Technology, Inc.