ICS580M-01ILFT IDT, Integrated Device Technology Inc, ICS580M-01ILFT Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS580M-01ILFT
Manufacturer Part Number
ICS580M-01ILFT
Description
IC CLK MUX ZERO DLAY BUFF 16SOIC
Manufacturer
IDT, Integrated Device Technology Inc
Type
Multiplexer , Zero Delay Bufferr
Datasheet
1.ICS580M-01I.pdf
(13 pages)
Specifications of ICS580M-01ILFT
Number Of Circuits
1
Ratio - Input:output
2:2
Differential - Input:output
No/No
Input
Clock
Output
Clock
Frequency - Max
270MHz
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SOIC
Frequency-max
270MHz
Number Of Clock Inputs
2
Mode Of Operation
Single-Ended
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
5.5V
Package Type
SOIC N
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
580M-01ILFT
Application Example
Output Enable
External Components
IDT™ / ICS™ GLITCH-FREE CLOCK MULITPLEXER
ICS580-01
GLITCH-FREE CLOCK MULITPLEXER
In the third example, the ICS580-01 is configured to automatically switch clocks when an input stops. The clock that
could stop is connected to INA while the backup clock (always running) is connected to INB. The output NO_INA is
connected to SELB. This means that when the clock on INA stops, NO_INA goes high selecting the clock on INB
which is muxed to the output after three cycles. When the clock on INA restarts, NO_INA immediately goes low,
selecting the clock on INA. The output then switches in the manner described in the first example.
The circuit diagram in Figure 3 shows a typical connection for this example. Note that CLK2 and NO_INB are
unused and are disabled by grounding OE2 and OE4. A 33 series termination resistor is used on the clock output
and two decoupling capacitors of 0.01 F are used. All other inputs are left floating and are therefore pulled high by
the on-chip pull-ups.
Each output has a dedicated output enable pin. If an output is unused, it should be tri-stated by tying the
appropriate output enable pin to ground.
The ICS580-01 requires two 0.01 F decoupling capacitors, one between VDDI and GND and one between VDDC
and GND. Series termination resistors of 33 can be used on CLK1 and CLK2.
Backup Clock
Normal Clock
0.01 F
VDD
SELB
DIV
VDDI
INA
INB
GND
OE4
OE3
NO_INA
NO_INB
VDDC
CLK1
CLK2
GND
5
OE1
OE2
33
0.01 F
Output Clock
ICS580-01
CLOCK MULTIPLEXER
REV L 051310