ICS9179BF-01LF IDT, Integrated Device Technology Inc, ICS9179BF-01LF Datasheet - Page 3

IC CLOCK BUFFER SDRAM 48-SSOP

ICS9179BF-01LF

Manufacturer Part Number
ICS9179BF-01LF
Description
IC CLOCK BUFFER SDRAM 48-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Fanout Buffer (Distribution)r
Datasheets

Specifications of ICS9179BF-01LF

Number Of Circuits
1
Ratio - Input:output
1:18
Differential - Input:output
No/No
Input
Clock
Output
Clock
Frequency - Max
150MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-SSOP
Frequency-max
150MHz
Number Of Outputs
18
Operating Supply Voltage (max)
3.465V
Operating Temp Range
0C to 70C
Propagation Delay Time
8ns
Operating Supply Voltage (min)
3.135V
Mounting
Surface Mount
Pin Count
48
Operating Supply Voltage (typ)
3.3V
Package Type
SSOP
Input Frequency
150MHz
Duty Cycle
55%
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
9179BF-01LF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS9179BF-01LF
Quantity:
1 120
ICS9179B-01
Technical Pin Function Descriptions
VDD
This is the power supply to the internal core logic of the
device as well as the clock output buffers for
SDRAM(0:17).
This pin operates at 3.3V volts. Clocks from the listed
buffers that it supplies will have a voltage swing from
Ground to this level. For the actual guaranteed high and
low voltage levels for the Clocks, please consult the DC
parameter table in this data sheet.
GND
This is the power supply ground (common or negative)
return pin for the internal core logic and all the output
buffers.
SDRAM(0:17)
These Output Clocks are use to drive Dynamic RAM’s
and are low skew copies of the CPU Clocks. The voltage
swing of the SDRAM’s output is controlled by the supply
voltage that is applied to VDD of the device, operates at
3.3 volts.
2
I
C
The SDATA and SCLOCK Inputs are use to program the
device. The clock generator is a slave-receiver device in
2
the I
C protocol. It will allow read-back of the registers.
2
See configuration map for register functions. The I
C
2
specification in Philips I
C Peripherals Data Handbook
(1996) should be followed.
BUF_IN
Input for Fanout buffers (SDRAM 0:17).
OE
OE tristates all outputs when held low.
VDDS
2
This is the power supply to I
C circuitry.
GNDS
2
This is the ground to I
C circuitry.
3

Related parts for ICS9179BF-01LF