MPC9447AC Freescale Semiconductor, MPC9447AC Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MPC9447AC
Manufacturer Part Number
MPC9447AC
Description
IC CLOCK FANOUT BUFF 1:9 32-LQFP
Manufacturer
Freescale Semiconductor
Type
Fanout Buffer (Distribution), Multiplexerr
Datasheet
1.MPC9447FA.pdf
(12 pages)
Specifications of MPC9447AC
Number Of Circuits
1
Ratio - Input:output
2:9
Differential - Input:output
No/No
Input
LVCMOS
Output
LVCMOS
Frequency - Max
350MHz
Voltage - Supply
2.375 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
Frequency-max
350MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC9447AC
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
MPC9447ACR2
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
MPC9447
a. OE = 0 will high--impedance tristate all outputs independent on CLK_STOP
CLK_STOP
Table 1. Function Table
CLK_SEL
OE
CLK_STOP
Table 2. Pin Configuration
Table 3. General Specifications
MOTOROLA
Symbol
CLK_SEL
HBM
C
V
MM
C
LU
CCLK0
CCLK1
CLK_STOP
TT
PD
CLK_SEL
IN
Control
CCLK0
CCLK1
OE
Q0--8
GND
V
Pin
OE
CC
Output termination voltage
ESD protection (Machine model)
ESD protection (Human body model)
Latch-up immunity
Power dissipation capacitance
Input capacitance
V
V
V
(all input resistors have a value of 25kΩ)
Figure 1. Logic Diagram
CC
CC
CC
0
1
Characteristics
SYNC
Default
Supply
Supply
Output
Input
Input
Input
Input
Input
1
1
1
I/O
STOP
CLK
Freescale Semiconductor, Inc.
For More Information On This Product,
CLK0 input selected
Outputs disabled (high--impedance state)
Outputs synchronously stopped in logic low state
Go to: www.freescale.com
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
LVCMOS
Ground
Type
V
CC
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
Q8
2000
Min
200
200
GND
GND
GND
VCC
VCC
2
Q2
Q1
Q0
Clock signal input
Alternative clock signal input
Clock input select
Clock output enable/disable
Output enable/disable (high--impedance tristate)
Clock outputs
Negative power supply (GND)
Positive power supply for I/O and core. All V
connected to the positive power supply for correct operation
0
25
26
27
28
29
30
31
32
V
CC
24
Typ
Figure 2. 32- -Lead Pinout (Top View)
4.0
1
10
÷ 2
23
2
a
22
3
MPC9447
21
4
Max
Function
CLK1 input selected
Outputs enabled
Outputs active
20
5
19
6
Unit
mA
pF
pF
V
V
V
18
7
CC
TIMING SOLUTIONS
pins must be
1
17
8
Per output
Inputs
Condition
16
15
14
13
12
10
11
9
GND
Q6
VCC
Q7
GND
Q8
VCC
GND