CY7B9945V-5AXC Cypress Semiconductor Corp, CY7B9945V-5AXC Datasheet - Page 5

• Manufacturer Part Number: CY7B9945V-5AXC
• Description: IC CLK BUFF 11OUT 200MHZ 52LQFP
• Manufacturer: Cypress Semiconductor Corp
• Type: Clock Buffer, Fanout Distributionr
• Series: RoboClock™r

Specifications of CY7B9945V-5AXC

• Number Of Circuits: 1
• Package / Case: 52-LQFP
• Pll: Yes
• Input: LVPECL, LVTTL
• Output: LVTTL
• Ratio - Input:output: 4:10
• Differential - Input:output: Yes/No
• Frequency - Max: 200MHz
• Divider/multiplier: Yes/Yes
• Voltage - Supply: 2.97 V ~ 3.63 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Frequency-max: 200MHz
• Maximum Input Frequency: 200 MHz
• Minimum Input Frequency: 24 MHz
• Output Frequency Range: 24 MHz to 200 MHz
• Supply Voltage (max): 3.63 V
• Supply Voltage (min): 2.97 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.3 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 4. Output Divider Select
Document Number: 38-07336 Rev. *H
and FBDS1
(N/A)
(N/A)
(N/A)
1F[3:2]
(N/A)
(N/A)
(N/A)
1F[1:0]
MM
LM
LH
ML
MH
HL
HM
LL
HH
[1:2]DS1
HIGH
HIGH
HIGH
MID
MID
MID
Control Signal
(N/A)
(N/A)
(N/A)
(N/A)
(N/A)
(N/A)
(N/A)
(N/A)
2F[1:0]
MM
HL
LL
LM
HM
LH
HH
[1:2]DS0
FBDS0
HIGH
HIGH
LOW
LOW
MID
MID
and
REFInput
FBInput
+1t
+2t
+3t
+6t
+7t
+8t
–2t
+4t
–8t
–7t
–6t
–4t
–3t
–1t
0t
Bank1
U
U
U
U
U
U
U
U
U
U
U
U
U
U
U
Figure 2. Typical Outputs with FB Connected to a Zero-Skew Output
/ 10
/ 12
/ 4
/ 5
/ 6
/ 8
Output Divider Function
Bank2
/ 10
/ 12
/ 4
/ 5
/ 6
/ 8
Feedback
PRELIMINARY
/ 10
/ 12
/ 4
/ 5
/ 6
/ 8
Figure 2
outputs. All times are measured with respect to REF with the
output used for feedback programmed with 0t
naturally aligns the rising edge of the FB input and REF input. If
the output used for feedback is programmed to another skew
position, then the whole t
example, if the output used for feedback is programmed to shift
–4tU, then the whole matrix is shifted forward in time by 4tU.
Thus an output programmed with 4tU of skew gets effectively be
skewed 8t
shows the timing relationship of programmable skew
U
with respect to REF.
U
matrix shifts with respect to REF. For
[3]
RoboClock
CY7B9945V
U
skew. The PLL
Page 5 of 13

[+] Feedback