MB15E07SLPFV1-G-BND-6E1 Fujitsu Semiconductor America Inc, MB15E07SLPFV1-G-BND-6E1 Datasheet - Page 25
![SYNTHESIZER PLL 2.5GHZ 16SSOP](/photos/6/56/65612/mb15e03slpfv1-g-bnd-6e1_sml.jpg)
MB15E07SLPFV1-G-BND-6E1
Manufacturer Part Number
MB15E07SLPFV1-G-BND-6E1
Description
SYNTHESIZER PLL 2.5GHZ 16SSOP
Manufacturer
Fujitsu Semiconductor America Inc
Type
Clock/Frequency Synthesizer, Prescalerr
Specifications of MB15E07SLPFV1-G-BND-6E1
Pll
Yes
Input
Clock
Output
Clock
Number Of Circuits
1
Ratio - Input:output
1:1
Differential - Input:output
Yes/No
Frequency - Max
2.5GHz
Divider/multiplier
Yes/No
Voltage - Supply
2.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-SSOP
Frequency-max
2.5GHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
865-1001-2
Single PLL Frequency Synthesizers with On-Chip Prescalers
Functional Descriptions
Power-Saving Mode (Intermittent Mode Control)
The Intermittent Mode Control circuit greatly reduces the PLL
power consumption by shutting down various internal functions,
depending upon the settings of the power-save (PS) pins. (See the
Electrical Characteristics chart for the specific value of current when
the device is in the power-saving mode.) In this mode, the phase
detector output, Do, becomes high impedance.
Setting the PS pin high releases the power-saving mode, returning
the selected PLL to normal operation.
Table 10. Power Save Pin Setting (PS Pins)
When power (V
24
Power-ON Timing
Fujitsu Microelectronics, Inc.
PS Pins
(1) PS = L (power-saving mode) at Power ON
(2) Set serial data 1 µs later after power supply remains stable (V
(3) Release power-saving mode (PS: L
CC
H
L
) is first applied, the device must be in standby mode, PS = Low, for at least 1µs.
V
Clock
Data
LE
PS
CC
Power saving mode
Normal mode
Status
H) 100 ns later after setting serial data.
OFF
(1)
CC
> 2.2V).
t
V
1 S
The intermittent mode control circuit also ensures a smooth startup
when the device returns to normal operation, at which time the phase
comparator output signal is unpredictable due to the unknown
relationship between the comparison frequency (fp) and the reference
frequency (fr). This can cause a major change in the comparator
output, resulting in a VCO frequency jump and an increase in lock-
up time.
To prevent this the Intermittent Mode Control circuit limits the
magnitude of the error signal from the phase detector when it returns
to normal operation.
ON
(2)
t
PS
(3)
100 nS