ADF4118BRUZ Analog Devices Inc, ADF4118BRUZ Datasheet - Page 20

• Manufacturer Part Number: ADF4118BRUZ
• Description: IC PLL FREQ SYNTHESIZER 16-TSSOP
• Manufacturer: Analog Devices Inc
• Type: Clock/Frequency Synthesizer (RF)r

Specifications of ADF4118BRUZ

• Pll: Yes
• Input: CMOS
• Output: Clock
• Number Of Circuits: 1
• Ratio - Input:output: 2:1
• Differential - Input:output: Yes/No
• Frequency - Max: 3GHz
• Divider/multiplier: Yes/No
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP
• Frequency-max: 3GHz
• Pll Type: Frequency Synthesis
• Frequency: 3GHz
• Supply Current: 6.5mA
• Supply Voltage Range: 2.7V To 5.5V
• Digital Ic Case Style: TSSOP
• No. Of Pins: 16
• Operating Temperature Range: -40°C To +85°C
• Number Of Elements: 1
• Pll Input Freq (min): 5MHz
• Pll Input Freq (max): 3GHz
• Operating Supply Voltage (typ): 3/5V
• Operating Temp Range: -40C to 85C
• Package Type: TSSOP
• Output Frequency Range: Up to 200MHz
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 5.5V
• Operating Temperature Classification: Industrial
• Pin Count: 16
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADF4118EBZ1 - BOARD EVAL FOR ADF4118
• Lead Free Status / Rohs Status: Compliant

ADF4116/ADF4117/ADF4118
•
•
•
INITIALIZATION LATCH
When C2 and C1 are both set to 1, the initialization latch is
programmed. This is essentially the same as the function latch
that is programmed when C2, C1 = 1, 0.
However, when the initialization latch is programmed, an
additional internal reset pulse is applied to the R counter and
N counter. This pulse ensures that the N counter is at a load
point when the N counter data is latched and that the device
begins counting in close phase alignment.
If the latch is programmed for synchronous power-down (CE
pin is high; PD1 bit is high; PD2 bit is low), the internal pulse
also triggers this power-down. The prescaler reference and the
oscillator input buffer are unaffected by the internal reset pulse,
so close phase alignment is maintained when counting resumes.
When the first N counter data is latched after initialization, the
internal reset pulse is again activated. However, successive
N counter loads do not trigger the internal reset pulse.
DEVICE PROGRAMMING AFTER
INITIAL POWER-UP
After initial power-up, the device can be programmed by the
initialization latch method, the CE pin method, or the counter
reset method.
Initialization Latch Method
1.
2.
3.
Fastlock Mode 2 uses the values in the timer counter to
determine the timeout period before reverting to normal
mode operation after fastlock. Fastlock Mode 2 is chosen
by setting DB11 to 1.
The user must also decide how long to keep the high
current (1 mA) active before reverting to low current
(250 μA). This is controlled by the timer counter control
bits, DB14 to DB11 (TC4 to TC1), in the function latch.
The truth table is given in Figure 33.
To program a new output frequency, program the A counter
and B counter latch with new values for A and B. At the
same time, set the CP Gain bit to a 1, which sets the charge
pump to 1 mA for a period of time determined by TC4 to
TC1. When this time is up, the charge pump current
reverts to 250 μA. At the same time, the CP Gain bit in the
A counter and B counter latch is reset to 0 and is ready for
the next time that the user wants to change the frequency.
Apply V
Program the initialization latch (11 in 2 LSBs of input
word). Make sure that F1 bit is programmed to 0.
Do an R load (00 in 2 LSBs).
DD
.
Rev. D | Page 20 of 28
4.
When the initialization latch is loaded, the following occurs:
•
•
•
CE Pin Method
1.
2.
3.
4.
5.
6.
The R counter and N counter resume counting in close alignment.
Note that after CE goes high, a duration of 1 μs may be required
for the prescaler band gap voltage and oscillator input buffer
bias to reach a steady state.
CE can be used to power up and power down the device to check
for channel activity. The input register does not need to be repro-
grammed each time the device is disabled and enabled, as long
as it is programmed at least once after V
Counter Reset Method
1.
2.
3.
4.
5.
This sequence provides the same close alignment as the initiali-
zation method. It offers direct control over the internal reset.
Note that counter reset holds the counters at load point and
three-states the charge pump, but it does not trigger synchro-
nous power-down. The counter reset method requires an extra
function latch load compared to the initialization latch method.
Do an N load (01 in 2 LSBs).
The function latch contents are loaded.
An internal pulse resets the R, N, and timeout counters to
load state conditions and also three-states the charge pump.
Note that the prescaler band gap reference and the oscillator
input buffer are unaffected by the internal reset pulse, allowing
close phase alignment when counting resumes.
Latching the first N counter data after the initialization
word activates the same internal reset pulse. Successive
N loads do not trigger the internal reset pulse unless there
is another initialization.
Apply V
Bring CE low to put the device into power-down. This is an
asynchronous power-down in that it happens immediately.
Program the function latch (10).
Program the R counter latch (00).
Program the N counter latch (01).
Bring CE high to take the device out of power-down.
Apply V
Do a function latch load (10 in 2 LSBs). As part of this,
load 1 to the F1 bit. This enables the counter reset.
Do an R counter load (00 in 2 LSBs).
Do an N counter load (01 in 2 LSBs).
Do a function latch load (10 in 2 LSBs). As part of this,
load 0 to the F1 bit. This disables the counter reset.
DD
DD
.
.
CC
is initially applied.