SI5368A-B-GQ Silicon Laboratories Inc, SI5368A-B-GQ Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
SI5368A-B-GQ
Manufacturer Part Number
SI5368A-B-GQ
Description
IC ANY-RATE MULTI/ATTEN 100TQFP
Manufacturer
Silicon Laboratories Inc
Type
Clock Multiplierr
Specifications of SI5368A-B-GQ
Number Of Circuits
1
Package / Case
100-TQFP, 100-VQFP
Pll
Yes with Bypass
Input
Clock
Output
CML, CMOS, LVDS, LVPECL
Ratio - Input:output
4:5
Differential - Input:output
Yes/Yes
Frequency - Max
1.4GHz
Divider/multiplier
No/Yes
Voltage - Supply
1.62 V ~ 2.75 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Frequency-max
1.4GHz
Maximum Input Frequency
710 MHz
Minimum Input Frequency
0.002 MHz
Output Frequency Range
0.002 MHz to 1417 MHz
Supply Voltage (max)
2.75 V
Supply Voltage (min)
1.62 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Operating Supply Voltage
1.8 V, 2.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI5368A-B-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Si5368
8
5, 6, 15, 27,
7, 8, 14, 18,
Note: Internal register names are indicated by underlined italics, e.g. INT_PIN. See Si5368 Register Map.
62, 63, 76,
79, 81, 84,
86, 89, 91,
94, 96, 99,
19, 26, 28,
31, 33, 36,
38, 41, 43,
46, 64, 65
Pin #
100
10
11
12
9
Pin Name
INT_ALM
GND
C1B
C2B
C3B
V
DD
GND
Vdd
I/O
Table 3. Si5368 Pin Descriptions (Continued)
O
O
O
O
Signal Level
LVCMOS
LVCMOS
LVCMOS
LVCMOS
Supply
Supply
Preliminary Rev. 0.3
V
The device operates from a 1.8 or 2.5 V supply. Bypass capaci-
tors should be associated with the following V
Pins
5, 6
15
27
62, 63
76, 79
81, 84
86, 89
91, 94
96, 99, 100
Ground.
This pin must be connected to system ground. Minimize the
ground path impedance for optimal performance.
CKIN1 Invalid Indicator.
This pin performs the CK1_BAD function if CK1_BAD_PIN = 1
and is tristated if CK1_BAD_PIN = 0. Active polarity is con-
trolled by CK_BAD_POL.
0 = No alarm on CKIN1.
1 = Alarm on CKIN1.
CKIN2 Invalid Indicator.
This pin performs the CK2_BAD function if CK2_BAD_PIN = 1
and is tristated if CK2_BAD_PIN = 0. Active polarity is con-
trolled by CK_BAD_POL.
0 = No alarm on CKIN2.
1 = Alarm on CKIN2.
CKIN3 Invalid Indicator.
This pin performs the CK3_BAD function if CK3_BAD_PIN = 1
and is tristated if CK3_BAD_PIN = 0. Active polarity is con-
trolled by CK_BAD_POL.
0 = No alarm on CKIN3.
1 = Alarm on CKIN3.
Interrupt/Alarm Output Indicator.
This pin functions as a maskable interrupt output with active
polarity controlled by the INT_POL register bit. The INT output
function can be turned off by setting INT_PIN = 0. If the ALR-
MOUT function is desired instead on this pin, set
ALRMOUT_PIN = 1 and INT_PIN = 0.
0 = ALRMOUT not active.
1 = ALRMOUT active.
The active polarity is controlled by CK_BAD_POL. If no function
is selected, the pin tristates.
DD
.
Bypass Cap
0.1 µF
0.1 µF
0.1 µF
0.1 µF
1.0 µF
0.1 µF
0.1 µF
0.1 µF
0.1 µF
Description
DD
pins: