DS1075M-80 Maxim Integrated Products, DS1075M-80 Datasheet - Page 5
![ECONOSCILLATOR/DIV 80MHZ 8-DIP](/photos/1/39/13900/175-8-dip_sml.jpg)
DS1075M-80
Manufacturer Part Number
DS1075M-80
Description
ECONOSCILLATOR/DIV 80MHZ 8-DIP
Manufacturer
Maxim Integrated Products
Series
EconOscillator™r
Type
Oscillator, Fixed Frequency, Dualr
Datasheet
1.DS1075Z-803.pdf
(18 pages)
Specifications of DS1075M-80
Frequency
80MHz
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
35mA
Operating Temperature
0°C ~ 70°C
Package / Case
8-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Count
-
Table 2
*Assuming PDN bit = 1, otherwise internal/external selection will be controlled by the
DIV WORD Figure 3
PDN
This bit is used to determine the function of the
used to determine the timing reference (either the internal oscillator or an external reference/crystal). If
PDN=1, the
This bit is used to determine whether the OUT0 pin is active or not. If
impedance). If
effect on OUT0, but OUT0 is disabled as part of the power-down sequence.
N
These nine bits determine the value of the programmable divider. The range of divisor values is from 2 to
513, and is equal to the programmed value of N plus 2:
Table 3
NOTE:
The maximum value of N is constrained by the minimum output frequency. If the internal clock is
selected, INTOSC/(M*N) must be greater than f
be greater than f
EN0
DIV1
(MSB)
BIT
0
0
0
0
1
1
000000000
000000001
111111111
VALUES
BIT
.
.
.
.
.
BIT*
E/ I
PDN
0
0
0
1
0
1
OUTmin
EN0
/
SELX
=0, the internal reference clock (MCLK) is output from OUT0. The OE pin has no
MSEL
DIVISOR (N)
BIT
. (If DIV1=1, then INTOSC or EXTCLK, as applicable, must exceed f
X
X
X
0
0
1
pin is used to put the device into power-down mode.
VALUE
513
2
3
.
.
.
.
.
BIT
M
X
X
X
X
0
1
INTERNAL OSCILLATOR DIVIDED BY 4*N
INTERNAL OSCILLATOR DIVIDED BY 2*N
INTERNAL OSCILLATOR DIVIDED BY N
EXTERNAL OSCILLATOR DIVIDED BY N
INTERNAL OSCILLATOR DIVIDED BY 1
EXTERNAL OSCILLATOR DIVIDED BY 1
N (9-BITS)
OUTmin
5 of 18
PDN
; if the external clock is selected, EXTCLK/N must
/
SELX
OPERATION
pin. If PDN=0, the
EN0
=1, OUT0 is disabled (High-
PDN
PDN
/
SELX
/
SELX
OUTmin
pin can be
(LSB)
pin.
).