ISL12058IRTZ-T Intersil, ISL12058IRTZ-T Datasheet
ISL12058IRTZ-T
Specifications of ISL12058IRTZ-T
Related parts for ISL12058IRTZ-T
ISL12058IRTZ-T Summary of contents
Page 1
... CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 2 I C-bus™ All other trademarks mentioned are the property of their respective owners. ISL12058 FN6756.0 | Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2009. All Rights Reserved ...
Page 2
... ISL12058IUZ (Note 1) 12058 ISL12058IUZ-T* (Note 1) 12058 ISL12058IRTZ (Note 1) 2058 ISL12058IRTZ-T* (Note 1) 2058 ISL12058IRUZ-T* (Note 2) 058 *Please refer to TB347 for details on reel specifications. NOTES: 1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). ...
Page 3
Pin Descriptions PIN NUMBER SYMBOL 1 X1 The X1 pin is the input of an inverting amplifier and is intended to be connected to one pin of an external 32.768kHz quartz crystal The X2 pin is the output ...
Page 4
... ISL12058 Thermal Information Thermal Resistance (Typical) 8 Lead SOIC (Note Lead MSOP (Note 3 Lead µTDFN (Note Lead TDFN (Notes Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Temperature = -40°C to +85°C unless otherwise stated. CONDITIONS ...
Page 5
Serial Interface Specifications SYMBOL PARAMETER t Pulse width Suppression Time at IN SDA and SCL Inputs t SCL Falling Edge to SDA Output AA Data Valid t Time the Bus Must be Free Before BUF the Start of a New ...
Page 6
SDA vs SCL Timing SCL t SU:STA t HD:STA SDA (INPUT TIMING) SDA (OUTPUT TIMING) Symbol Table WAVEFORM INPUTS Must be steady May change from LOW to HIGH May change from HIGH to LOW Don’t Care: Changes Allowed N/A EQUIVALENT ...
Page 7
Typical Performance Curves 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 1.4 1.9 2.4 V (V) DD FIGURE DD1 1.2 1.1 32768Hz 1.0 0.9 0.8 8192Hz 0.7 0.6 4096Hz 0.5 0.4 0.3 0.2 1.4 1.9 2.4 ...
Page 8
IRQ/F (Interrupt Output/Frequency Output) OUT This dual function pin can be used as an interrupt or frequency output pin. The IRQ/F OUT the IRQE bit of the control register (address 08h). The IRQ open drain output and requires ...
Page 9
REG ADDR. SECTION NAME 7 00h SC 0 01h MN 0 02h HR MIL 03h RTC DT 0 04h MO 0 05h YR YR23 06h DW 0 07h Status SR ARST 08h Control INT 0 09h Not Used 0 0Ah ...
Page 10
HOUR TIME If the MIL bit of the HR register is “1”, the RTC uses a 24-hour format. If the MIL bit is “0”, the RTC uses a 12-hour format and HR21 bit functions as an AM/PM indicator with ...
Page 11
TABLE 4. FUNCTION SELECTION OF IRQ/F A1E AND IRQE BITS (Continued) A1E IRQE IRQ/F OUT Alarm 1 Interrupt FREQUENCY OUT CONTROL BITS (FO <1:0>) These bits select the output frequency at the IRQ/F IRQE must ...
Page 12
BIT ALARM1 REGISTER HEX A1SC A1MN A1HR A1DT ...
Page 13
Protocol Conventions Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating START and STOP conditions (see Figure 7). On power-up of the ISL12058, the SDA pin ...
Page 14
SIGNALS FROM S THE MASTER T IDENTIFICATION A BYTE R T SIGNAL AT SDA SIGNALS FROM THE ISL12058 Device Addressing Following a start condition, the master must output a Slave Address Byte. The ...
Page 15
Application Section S SIGNALS T FROM THE IDENTIFICATION A BYTE WITH MASTER R R SIGNAL SDA SIGNALS FROM THE SLAVE Oscillator Crystal Requirements The ISL12058 uses a standard ...
Page 16
Mini Small Outline Plastic Packages (MSOP -B- INDEX 1 2 0.20 (0.008) AREA TOP VIEW 0.25 (0.010) GAUGE PLANE SEATING PLANE - 0.10 (0.004) b -H- - 0.20 (0.008) SIDE VIEW 0.20 ...
Page 17
Package Outline Drawing L8.2x2 8 Lead Ultra Thin Dual Flat No-Lead COL Plastic Package (UTDFN COL) Rev 3, 11/07 2.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( ...
Page 18
Package Outline Drawing L8.3x3I 8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 1 6/09 3.00 (4X) 0.15 6 PIN 1 INDEX AREA TOP VIEW ( 2. 1.95) (1.64) ( 2.80 ) PIN 1 (6x 0.65) TYPICAL RECOMMENDED ...
Page 19
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...