HI1-574ASD-2 Intersil, HI1-574ASD-2 Datasheet - Page 9
![IC ADC 12BIT 40KSPS 1CH 28-SBDIP](/photos/28/17/281751/28-cdip_d28_sml.jpg)
HI1-574ASD-2
Manufacturer Part Number
HI1-574ASD-2
Description
IC ADC 12BIT 40KSPS 1CH 28-SBDIP
Manufacturer
Intersil
Datasheet
1.HI3-574AKN-5Z.pdf
(18 pages)
Specifications of HI1-574ASD-2
Number Of Bits
12
Sampling Rate (per Second)
40k
Data Interface
Parallel
Number Of Converters
1
Power Dissipation (max)
720mW
Voltage Supply Source
Dual ±
Operating Temperature
-55°C ~ 125°C
Mounting Type
Through Hole
Package / Case
28-CDIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HI1-574ASD-2
Manufacturer:
Intersil
Quantity:
26
Pin Descriptions
Definitions of Specifications
Linearity Error
Linearity error refers to the deviation of each individual code
from a line drawn from “zero” through “full scale”. The point
used as “zero” occurs
the first code transition (all zeros to only the LSB “on”). “Full
scale” is defined as a level 1
transition (to all ones). The deviation of a code from the true
straight line is measured from the middle of each particular
code.
PIN
10
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
11
1
2
3
4
5
6
7
8
9
REF OUT
SYMBOL
10V Input
20V Input
BIP OFF
V
REF IN
DB10
DB11
LOGIC
12/8
V
V
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
STS
R/C
CS
CE
AC
DC
A
CC
EE
O
1
/
2
Logic supply pin (+5V)
Data Mode Select - Selects between
12-bit and 8-bit output modes.
Chip Select - Chip Select high disables
the device.
Byte Address/Short Cycle - See Table 3
for operation.
Read/Convert - See Table 3 for operation.
Chip Enable - Chip Enable low disables
the device.
Positive Supply (+12V/+15V)
+10V Reference
Analog Common
Reference Input
Negative Supply (-12V/-15V).
Bipolar Offset
10V Input - Used for 0V to 10V and -5V to
+5V input ranges.
20V Input - Used for 0V to 20V and -10V to
+10V input ranges.
Digital Common
Data Bit 0 (LSB)
Data Bit 1
Data Bit 2
Data Bit 3
Data Bit 4
Data Bit 5
Data Bit 6
Data Bit 7
Data Bit 8
Data Bit 9
Data Bit 10
Data Bit 11 (MSB)
Status Bit - Status high implies a conversion
is in progress.
LSB (1.22mV for 10V span) before
1
/
2
9
LSB beyond the last code
DESCRIPTION
HI-574A, HI-674A
The HI-X74AK grade is guaranteed for maximum nonlinearity
of ±
which falls exactly in the center of a given code width will result
in the correct digital output code. Values nearer the upper or
lower transition of the code width may produce the next upper
or lower digital output code. The HI-X74AJ is guaranteed to ±1
LSB max error. For this grade, an analog value which falls
within a given code width will result in either the correct code for
that region or either adjacent one.
Note that the linearity error is not user-adjustable.
Differential Linearity Error (No Missing Codes)
A specification which guarantees no missing codes requires
that every code combination appear in a monotonic increasing
sequence as the analog input level is increased. Thus every
code must have a finite width. For the HI-X74AK grade, which
guarantees no missing codes to 12-bit resolution, all 4096
codes must be present over the entire operating temperature
ranges. The HI-X74AJ grade guarantees no missing codes to
11-bit resolution over temperature; this means that all code
combinations of the upper 11 bits must be present; in practice
very few of the 12-bit codes are missing.
Unipolar Offset
The first transition should occur at a level
common. Unipolar offset is defined as the deviation of the
actual transition from that point. This offset can be adjusted as
discussed on the following pages. The unipolar offset
temperature coefficient specifies the maximum change of the
transition point over temperature, with or without external
adjustment.
Bipolar Offset
Similarly, in the bipolar mode, the major carry transition
(0111 1111 1111 to 1000 0000 0000) should occur for an
analog value
offset error and temperature coefficient specify the initial
deviation and maximum change in the error over
temperature.
Full Scale Calibration Error
The last transition (from 1111 1111 1110 to 1111 1111 1111)
should occur for an analog value 1
nominal full scale (9.9963V for 10.000V full scale). The full
scale calibration error is the deviation of the actual level at
the last transition from the ideal level. This error, which is
typically 0.05 to 0.1% of full scale, can be trimmed out as
shown in Figures 1 and 2. The full scale calibration error
over temperature is given with and without the initial error
trimmed out. The temperature coefficients for each grade
indicate the maximum change in the full scale gain from the
initial value using the internal 10V reference.
1
/
2
LSB. For this grade, this means that an analog value
1
/
2
LSB below analog common. The bipolar
1
/
2
LSB below the
1
/
2
LSB above analog
August 7, 2008
FN3096.6