STMPE610QTR STMicroelectronics, STMPE610QTR Datasheet
STMPE610QTR
Specifications of STMPE610QTR
Available stocks
Related parts for STMPE610QTR
STMPE610QTR Summary of contents
Page 1
... Game consoles ■ Mobile and smartphones ■ GPS Table 1. Device summary Order code STMPE610QTR March 2010 S-Touch™: advanced touchscreen controller 2 C Description The STMPE610 is a GPIO (general purpose input/output) port expander able to interface a main digital ASIC via the two-line bidirectional bus ...
Page 2
Contents Contents 1 STMPE610 functional overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2 ...
Page 3
STMPE610 12 GPIO controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
STMPE610 functional overview 1 STMPE610 functional overview The STMPE610 consists of the following blocks: 2 ● and SPI interface ● Analog-to-digital converver (ADC) ● Touchscreen controller (TSC) ● Driver and switch control unit ● GPIO controller Figure 1. ...
Page 5
STMPE610 2 Pin configuration and functions Figure 2. STMPE610 pin configuration (top through view) Table 2. Pin assignments Pin A0/Data Out ...
Page 6
Pin configuration and functions 2.1 Pin functions The STMPE610 is designed to provide maximum features and flexibility in a very small pin- count package. Most of the pins are multi-functional. The following table shows how to select the pin’s function. ...
Page 7
STMPE610 and SPI interface 3.1 Interface selection The STMPE610 interfaces with the host CPU via a I the selection of interface protocol at reset state. Figure 3. STMPE610 interface Table 5. Interface selection pins Pin 3 ...
Page 8
I2C interface interface The addressing scheme of STMPE610 is designed to allow devices to be connected 2 to the same I C bus. Figure 4. STMPE610 I GND VCC SCLK SDAT 2 Table ...
Page 9
STMPE610 2 Table timing Symbol f SCL clock frequency SCL t Clock low period LOW t Clock high period HIGH t SDA and SCL fall time F START condition hold time (after this t HD:STA period the ...
Page 10
I2C interface 4.2 Data input The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when ...
Page 11
STMPE610 4.3 Read operation A write is first performed to load the register address into the Address Counter but without sending a Stop condition. Then, the bus master sends a reStart condition and repeats the Device Address with the R/W ...
Page 12
SPI interface 5 SPI interface The SPI interface in STMPE610 uses a 4-wire communication connection (DATA IN, DATA OUT, CLK, CS). In the diagram, “Data in” is referred to as MOSI (master out slave in) and “DATA out” is referred ...
Page 13
STMPE610 5.1.2 Register write The following steps need to be followed for register write through SPI. 1. Assert CS_n by driving a '0' on this pin. 2. Drive a '0' on the first SCL launch clock on MOSI to select ...
Page 14
SPI interface 5.2.1 SPI timing definition Table 10. SPI timing specification Symbol CS_n falling to t first capture CSS clock Clock low t CL period Clock high t CH period Launch clock t to MOSI data LDI valid Launch clock ...
Page 15
STMPE610 Figure 7. SPI timing specification Doc ID 15432 Rev 3 SPI interface 15/56 ...
Page 16
STMPE610 registers 6 STMPE610 registers This section lists and describes the registers of the STMPE610 device, starting with a register map and then provides detailed descriptions of register types. Table 11. Register summary map table Address Register name 0x00 CHIP_ID ...
Page 17
STMPE610 Table 11. Register summary map table (continued) Address Register name 0x38 ADC_DATA_CH4 0x3A ADC_DATA_CH5 0x3C ADC_DATA_CH6 0x3E ADC_DATA_CH7 0x40 TSC_CTRL 0x41 TSC_CFG 0x42 WDW_TR_X 0x44 WDW_TR_Y 0x46 WDW_BL_X 0x48 WDW_BL_Y 0x4A FIFO_TH 0x4B FIFO_STA 0x4C FIFO_SIZE 0x4D TSC_DATA_X 0x4F ...
Page 18
System and identification registers 7 System and identification registers Table 12. System and identification registers map Address Register name 0x00 CHIP_ID 0x02 ID_VER 0x03 SYS_CTRL1 0x04 SYS_CTRL2 0x08 SPI_CFG CHIP_ID Address: 0x00 Type: R Reset: 0x0811 Description: 16-bit device identification ...
Page 19
STMPE610 SYS_CTRL2 Address: 0x04 Type: R/W Reset: 0x0F Description: This register enables to switch off the clock supply [7:3] RESERVED [2] GPIO_OFF: Switch off the clock supply to the GPIO 1: Switches off the ...
Page 20
Interrupt system 8 Interrupt system The STMPE610 uses a 2-tier interrupt structure. The ADC interrupts and GPIO interrupts are ganged as a single bit in the “interrupt status register”. The interrupts from the touchscreen controller can be seen directly in ...
Page 21
STMPE610 INT_CTRL RESERVED Address: 0x09 Type: R/W Reset: 0x00 Description: The interrupt control register is used to enable the interruption from a system-related interrupt source to the host. [7:3] RESERVED [2] INT_POLARITY: This bit sets the INT ...
Page 22
Interrupt system INT_STA GPIO ADC RESERVED Address: 0x0B Type: R Reset: 0x10 Description: The interrupt status register monitors the status of the interruption from a particular interrupt source to the host. Regardless of whether the INT_EN bits ...
Page 23
STMPE610 GPIO_INT_EN Address: 0x0C Type: R/W Reset: 0x10 Description: The interrupt status register monitors the status of the interruption from a particular interrupt source to the host. Regardless of whether the IER bits are enabled, the ISR ...
Page 24
Analog-to-digital converter 9 Analog-to-digital converter An 8-input,12-bit analog-to-digital converter (ADC) is integrated in the STMPE610. The ADC can be used as a generic analog-to-digital converter touchscreen controller capable of controlling a 4-wire resistive touchscreen. AddINT_EN Table 13. ...
Page 25
STMPE610 ADC_CTRL1 7 6 RESERVED SAMPLE_TIME2 SAMPLE_TIME1 SAMPLE_TIME0 Address: 0x20 Type: R/W Reset: 0x9C Description: ADC control register [7] RESERVED [6:4] SAMPLE_TIMEn: ADC conversion time in number of clock 000: 36 001: 44 010: 56 011: 64 100: 80 101: ...
Page 26
Analog-to-digital converter ADC_CTRL2 Address: 0x21 Type: R/W Reset: 0x01 Description: ADC control. [7] RESERVED [6] RESERVED [5] RESERVED [4] RESERVED [3] RESERVED [2] RESERVED [1:0] ADC_FREQ: Selects the clock speed of ADC 00: 1.625 MHz typ. 01: ...
Page 27
STMPE610 ADC_DATA_CHn Address: Add address Type: R/W Reset: 0x0000 Description: ADC data register 0-7 (DATA_CHn=0 -7) [11:0] DATA[11:0]: ADC channel data If TSC is enabled, CH3-0 is used for TSC and all readings to these channels ...
Page 28
Touchscreen controller 10 Touchscreen controller The STMPE610 is integrated with a hard-wired touchscreen controller for 4-wire resistive type touchscreen. The touchscreen controller is able to operate completely autonomously, and will interrupt the connected CPU only when a pre-defined event occurs. ...
Page 29
STMPE610 Window tracking The -WDW_X and WDW_Y registers allow to pre-set a sub-window in the touchscreen such that any touch position that is outside the sub-window will be discarded. Figure 10. Window tracking FIFO FIFO has a depth of 128 ...
Page 30
Touchscreen controller Oversampling and averaging function The STMPE610 touchscreen controller can be configured to oversample by 2/4/8 times and provide the averaged value as final output. This feature helps to reduce the effect of surrounding noise. Table 15. Touchscreen controller ...
Page 31
STMPE610 TSC_CTRL TSC_STA TRACK Address: 0x40 Type: R/W Reset: 0x90 Description: 4-wire touchscreen controller (TSC) setup. [7] TSC_STA: TSC status Reads '1' when touch is detected Reads '0' when touch is not detected Writing to this register ...
Page 32
Touchscreen controller TSC_CFG TOUCH_DET AVE_CTRL_1 AVE_CTRL_0 _DELAY_2 Address: 0x41 Type: R/W Buffer: Reset: Description: Touchscreen controller configuration register. [7:6] AVE_CTRL_1/0: Average control 00=1 sample 01=2 samples 10=4 samples 11=8 samples [5:3] TOUCH_DET_DELAY_2/1/0: Touch detect delay 000 - ...
Page 33
STMPE610 WDW_TR_X 7 Address: 0x42 Type: R/W Reset: 0x0FFF Description: Window setup for top right X coordinates [11:0] TR_X: bit 11:0 of top right X coordinates WDW_TR_Y 7 Address: 0x44 Type: R/W Reset: 0x0FFF Description: Window setup for top right ...
Page 34
Touchscreen controller FIFO_TH Address: 0x4A Type: R/W Reset: 0x00 Description: Triggers an interrupt upon reaching or exceeding the threshold value. This field must not be set as zero. [7:0] FIFO_TH: Touchscreen controller FIFO threshold FIFO_CTRL_STA 7 6 ...
Page 35
STMPE610 FIFO_SIZE RESERVED Address: 0x4C Type: R Reset: 0x00 Description: Current number of samples available [7:0] FIFO_SIZE: Number of samples available TSC_DATA_X Address: 0x4D Type: R Reset: 0x0000 Description: Bit 11 ...
Page 36
Touchscreen controller TSC_DATA Address: 0x57 (auto-increment), 0xD7 (non-auto-increment) Type: R Reset: 0x00 Description: Data port for TSC data access [11:0] DATA: data bytes from TSC FIFO The data format from the TSC_DATA register depends on the setting ...
Page 37
STMPE610 TSC_FRACTION_Z RESERVED Address: 0x56 Type: R Reset: 0x00 Description: This register allows to select the range and accuracy of the pressure measurement [7:3] RESERVED [2:0] FRACTION_Z: 000: Fractional part is 0, whole part is 8 001: ...
Page 38
Touchscreen controller TSC_SHIELD RESERVED Address: 0x59 Type: R Reset: 0x00 Description: Writing each bit would ground the corresponding touchscreen wire [7:4] RESERVED [3:0] SHIELD[3:0]: Write 1 to GND X+, X-, Y+, Y- lines 38/56 Touchscreen controller shield ...
Page 39
STMPE610 11 Touchscreen controller programming sequence The following are the steps to configure the touchscreen controller (TSC): a) Disable the clock gating for the touchscreen controller and ADC in the SYS_CFG2 register. b) Configure the touchscreen operating mode and the ...
Page 40
Touchscreen controller programming sequence Z value. With the Z value obtained from the register, the user simply needs to multiply the Z value with the touchscreen panel resistance to obtain the touch resistance. o) The TSC_DATA register allows facilitation of ...
Page 41
STMPE610 12 GPIO controller A total of 6 GPIOs are available in the STMPE610 port expander device. Most of the GPIOs share physical pins with some alternate functions. The GPIO controller contains the registers that allow the host system to ...
Page 42
GPIO controller GPIO_SET_PIN Address: 0x10 Type: R/W Reset: 0x00 Description: GPIO set pin register. Writing 1 to this bit causes the corresponding GPIO state. Writing 0 has no effect. GPIO_CLR_PIN Address: 0x11 Type: R/W Reset: 0x00 ...
Page 43
STMPE610 GPIO_ED_STA Address: 0x14 Type: R/W Reset: 0x00 Description: GPIO edge detect status register. An edge transition has been detected. GPIO_RE Address: 0x15 Type: R/W Reset: 0x00 Description: GPIO rising edge detection enable register. Setting this bit to ‘1’ would ...
Page 44
GPIO controller 12.0.1 Power-up reset (POR) The STMPE610 is equipped with an internal POR circuit that holds the device in reset state, until the V supply input is valid. The internal POR is tied to the V IO 44/56 Doc ...
Page 45
STMPE610 13 Maximum rating Stressing the device above the ratings listed in the “Absolute maximum ratings” table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions ...
Page 46
Maximum rating Table 19. Power consumption (continued) Symbol I IO- I/O supply current hibernate 46/56 Parameter Test condition Hibernate state, no I2C/SPI activity − 1.8 3 Hibernate state, no I2C/SPI activity ...
Page 47
STMPE610 14 Electrical specifications Table 20. DC electrical characteristics (-40 standard JESD-8-7) Symbol V Input voltage low state IL V Input voltage high state IH V Output voltage low state V OL Output voltage high V OH state V Output ...
Page 48
Electrical specifications Table 22. ADC specification (-40 Parameter Full-scale input span Absolute input range Input capacitance Leakage current Resolution No missing codes Integral linearity error Offset error Gain error Noise Power supply rejection ratio Throughput rate Table 23. Switch drivers ...
Page 49
STMPE610 15 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ...
Page 50
Package mechanical data Table 25. Package mechanical data for QFN16 ( mm) - 0.50 mm pitch Symbol 50/56 Millimeters Min Typ 0.80 0.90 − ...
Page 51
STMPE610 Figure 13. Recommended footprint for QFN16 ( mm) - 0.50 mm pitch Table 26. Footprint dimensions Symbol Millimeters Min Typ − 3.8 − 3.8 − 0.5 − 0.3 ...
Page 52
Package mechanical data Figure 14. Carrier tape for QFN16 ( mm) - 0.50 mm pitch 52/56 Doc ID 15432 Rev 3 STMPE610 7875978 ...
Page 53
STMPE610 Figure 15. Reel information for QFN16 ( mm) - 0.50 mm pitch Doc ID 15432 Rev 3 Package mechanical data 7875978_14 53/56 ...
Page 54
Package mechanical data Figure 16. Marking specifications 54/56 Doc ID 15432 Rev 3 STMPE610 ...
Page 55
STMPE610 16 Revision history Table 27. Document revision history Date 07-Apr-2009 23-Sep-2009 12-Mar-2010 Revision 1 Initial release. Removed “Temperature sensor” from Figure 8. 2 Updated: In the SYS_CTRL2 register, the 3rd bit is reserved. 3 Updated: Title of the document ...
Page 56
... Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...