AD5611AKSZ-500RL7 Analog Devices Inc, AD5611AKSZ-500RL7 Datasheet - Page 16

• Manufacturer Part Number: AD5611AKSZ-500RL7
• Description: IC DAC 10BIT BUFF V-OUT SC70-6
• Manufacturer: Analog Devices Inc
• Series: nanoDAC™r

Specifications of AD5611AKSZ-500RL7

• Data Interface: SPI™
• Package / Case: SC-70-6, SC-88, SOT-363
• Mounting Type: Surface Mount
• Power Dissipation (max): 500µW
• Operating Temperature: -40°C ~ 125°C
• Number Of Bits: 10
• Voltage Supply Source: Single Supply
• Settling Time: 6µs
• Number Of Converters: 1
• Resolution (bits): 10bit
• Sampling Rate: 1.7MSPS
• Input Channel Type: Serial
• Supply Voltage Range - Analog: 2.7V To 5.5V
• Supply Current: 75µA
• Digital Ic Case Style: SC-70
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD5601/AD5611/AD5621
POWER-ON RESET
The AD5601/AD5611/AD5621 contain a power-on reset circuit
that controls the output voltage during power-up. The DAC
register is filled with 0s and the output voltage is 0 V. It remains
there until a valid write sequence is made to the DAC. This is
useful in applications in which it is important to know the state
of the DAC output while it is in the process of powering up.
POWER-DOWN MODES
The AD5601/AD5611/AD5621 have four separate modes of
operation. These modes are software-programmable by setting
two bits (DB15 and DB14) in the control register. Table 6 shows
how the state of the bits corresponds to the operating mode of
the device.
Table 6. Operating Modes of the AD5601/AD5611/AD5621
DB15
0
0
1
1
When both bits are set to 0, the part has normal power
consumption of 100 μA maximum at 5 V. However, for the
three power-down modes, the supply current falls to typically
0.2 μA at 3 V.
Not only does the supply current fall, but the output stage is
also internally switched from the output of the amplifier to a
resistor network of known values. This has the advantage that
the output impedance of the part is known while the part is in
power-down mode.
There are three different options: the output is connected
internally to GND through a 1 kΩ resistor or a 100 kΩ resistor,
or the output is left open-circuited (three-stated). Figure 44
shows the output stage.
The bias generator, output amplifier, resistor string, and other
associated linear circuitry are all shut down when power-down
mode is activated. However, the contents of the DAC register
are unaffected when in power-down. The time to exit power-
down is typically 13 μs for V
See Figure 20 for a plot.
STRING DAC
RESISTOR
Figure 44. Output Stage during Power-Down
DB14
0
1
0
1
POWER-DOWN
AMPLIFIER
CIRCUITRY
DD
Operating Mode
Normal operation
Power-down modes:
= 5 V and 16 μs for V
1 kΩ to GND
100 kΩ to GND
Three-state
RESISTOR
NETWORK
V
DD
OUT
= 3 V.
Rev. C | Page 16 of 20
MICROPROCESSOR INTERFACING
AD5601/AD5611/AD5621 to ADSP-2101 Interface
Figure 45 shows a serial interface between the AD5601/
AD5611/AD5621 and the ADSP-2101. The ADSP-2101 should
be set up to operate in SPORT transmit alternate framing mode.
The ADSP-2101 SPORT is programmed through the SPORT
control register and should be configured as follows: internal
clock operation, active low framing, and 16-bit word length.
Transmission is initiated by writing a word to the Tx register
after the SPORT is enabled.
AD5601/AD5611/AD5621 to 68HC11/68L11 Interface
Figure 46 shows a serial interface between the AD5601/AD5611/
AD5621 and the 68HC11/68L11 microcontroller. SCK of the
68HC11/68L11 drives the SCLK of the AD5601/AD5611/
AD5621, while the MOSI output drives the serial data line of
the DAC. The SYNC signal is derived from a port line (PC7).
The setup conditions for correct operation of this interface are
as follows: the 68HC11/68L11 should be configured so that the
CPOL bit is 0 and the CPHA bit is 1. When data is being trans-
mitted to the DAC, the SYNC line is taken low (PC7). When the
68HC11/68L11 are configured as indicated, data appearing on
the MOSI output is valid on the falling edge of SCK. Serial data
from the 68HC11/68L11 is transmitted in 8-bit bytes with only
eight falling clock edges occurring in the transmit cycle. Data is
transmitted MSB first. To load data to the AD5601/AD5611/
AD5621, PC7 is left low after the first eight bits are transferred
and a second serial write operation is performed to the DAC.
PC7 is taken high at the end of this procedure.
*ADDITIONAL PINS OMITTED FOR CLARITY
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 46. AD5601/AD5611/AD5621 to 68HC11/68L11 Interface
Figure 45. AD5601/AD5611/AD5621 to ADSP-2101 Interface
ADSP-2101*
68HC11/
68L11*
SCLK
MOSI
TFS
SCK
PC7
DT
AD5601/AD5611/
AD5621*
SYNC
SDIN
SCLK
AD5601/AD5611/
AD5621*
SYNC
SCLK
SDIN