CS4346-CZZ Cirrus Logic Inc, CS4346-CZZ Datasheet - Page 16
![IC DAC 24BIT 192KHZ 10-TSSOP](/photos/6/69/66968/cs4346-czz_sml.jpg)
CS4346-CZZ
Manufacturer Part Number
CS4346-CZZ
Description
IC DAC 24BIT 192KHZ 10-TSSOP
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS4344-CZZ.pdf
(24 pages)
Specifications of CS4346-CZZ
Data Interface
Serial
Number Of Bits
24
Number Of Converters
2
Voltage Supply Source
Single Supply
Power Dissipation (max)
150mW
Operating Temperature
-10°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
10-TSSOP
Resolution (bits)
24bit
Sampling Rate
192kSPS
Input Channel Type
Serial
Supply Current
22mA
Digital Ic Case Style
TSSOP
No. Of Pins
10
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Settling Time
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
598-1053-5
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
16
When changing clock ratio or sample rate it is recommended that zero data (or near zero data) be present on SDIN
for at least 10 LRCK samples before the change is made. During the clocking change the DAC outputs will always
be in a zero data state. If no zero audio is present at the time of switching, a slight click or pop may be heard as the
DAC output automatically goes to it’s zero data state.
USER: Rem ove
MCLK
MCLK/LRCK ratio
USER: Rem ove
VQ and outputs
USER: change
ram p down
LRCK
Figure 12. CS4344/5/6/8 Initialization and Power-down Sequence
SCLK m ode = internal
Norm al Operation
USER: No SCLK
Analog Output
De-em phasis
is Generated
available
MCLK/LRCK Ratio Detection
VQ and outputs ram p up
USER: Apply Power
USER: Apply MCLK
USER: Apply LRCK
Power-Down State
VQ and outputs low
W ait State
SCLK m ode = external
USER: Applied SCLK
Norm al Operation
Analog Output
De-em phasis
is Generated
not available
VQ and outputs
MCLK/LRCK ratio
USER: Rem ove
USER: change
ram p down
LRCK
USER: Rem ove
CS4344/5/6/8
MCLK
DS613F1