MC33984PNA Freescale Semiconductor, MC33984PNA Datasheet
![](/photos/31/35/313597/175-16-qfn_sml.jpg)
MC33984PNA
Specifications of MC33984PNA
Related parts for MC33984PNA
MC33984PNA Summary of contents
Page 1
... Enhanced -16 V reverse polarity V PWR Freescale Semiconductor, Inc. reserves the right to change the detail specifications, as may be required, to permit improvements in the design of its products. © Freescale Semiconductor, Inc., 2007-2010. All rights reserved. MC33984BPNA/R2 ...
Page 2
... DEVICE VARIATION Table 1. Device Variation Output Clamp Energy Freescale Part No. MC33984B MC33984C 33984 2 DEVICE VARIATION Reference OD3 bit for X111 address Location Table 3 0.75J Table 3 0.5J Reference Location 0 Table 16 Table 16 1 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 3
... RST WAKE I R DWN DWN Programmable Watchdog 310–2500 ms FSI Figure 2. 33984 Simplified Internal Block Diagram Analog Integrated Circuit Device Data Freescale Semiconductor INTERNAL BLOCK DIAGRAM V IC Internal Regulator Programmable Switch Delay 0 –525 ms Selectable Over-current High Detection 100A or 75A Selectable Over- ...
Page 4
... Output of the MCU or to the SO pin of the previous device of a daisy chain of devices. This is an external voltage input pin used to supply power to the SPI Digital Drain Voltage circuit. (Power) 1 TRANSPARENT TOP VIEW page Definition Analog Integrated Circuit Device Data Freescale Semiconductor 17. ...
Page 5
... Output 16 HS0 Output Analog Integrated Circuit Device Data Freescale Semiconductor Formal Name This output pin is connected to the SPI serial data input pin of the MCU Serial Output or to the SI pin of the next device of a daisy chain of devices. This input pin is used to directly control the output HS1. ...
Page 6
... SO I CL(WAKE) I CL(CSNS HS[0:1] E CL[0:1] V ESD1 V ESD3 = 0 PWR Value - -0.3 to 5.5 , FSI - 0.3 to 7 0 -15 30 0.75 0.5 ± 2000 ±750 ±500 = 150°C 1500 Ω); ESD3 testing is = 100 pF, R ZAP ZAP Analog Integrated Circuit Device Data Freescale Semiconductor Unit ...
Page 7
... Freescale’s Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics. Analog Integrated Circuit Device Data Freescale Semiconductor Symbol T A ...
Page 8
... V mA – – 1.0 – – 5.0 μA – – 5 0.2 0.8 1.5 V 5.0 5.5 6.0 V – 0.25 – V – – 5.0 V supply is within specification. DD Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 9
... Current Sense Ratio (C ) Accuracy SR0 Output Current 5 12 Notes 10. Source-Drain ON Resistance (Reverse Drain-to-Source ON Resistance) with negative polarity V Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5 V, 6.0 V ≤ V ≤ -40°C ≤ PWR = 25°C under nominal conditions, unless otherwise noted. A Symbol ° DS(ON) ° ...
Page 10
... OLDC V OLD(THRES) 2 160 SD T 5.0 SD(HYS) Analog Integrated Circuit Device Data ≤ 125°C, unless otherwise noted. A Typ Max Unit % – 25 – 19 – 18 – 17 – 18 – 6.0 7.0 μA 30 – 100 V 3.0 4.0 V – -15 ° 175 190 C ° – Freescale Semiconductor ...
Page 11
... RST 16. The current must be limited by a series resistance when using voltages > 7.0 V. 17. Pull-up current is with OPEN Analog Integrated Circuit Device Data Freescale Semiconductor ≤ 5.5 V, 6.0 V ≤ V ≤ -40°C ≤ PWR = 25°C under nominal conditions, unless otherwise noted. A Symbol V IH ...
Page 12
... Hz - 3.5 V. These parameters are PWR - 3 0.5 V. These parameters PWR PWR = 5.0 Ω resistive = 0.5 V with R HS[0: 5.0 Ω resistive load 0.5 V with R PWR L Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 13
... Watchdog timeout delay measured from the rising edge of WAKE to driven OFF and FSI floating. The values shown are for WDR setting of [00]. The accuracy of t watchdog timeouts. Analog Integrated Circuit Device Data Freescale Semiconductor DYNAMIC ELECTRICAL CHARACTERISTICS ≤ 5.5 V, 6.0 V ≤ V ≤ -40°C ≤ T ...
Page 14
... Analog Integrated Circuit Device Data Freescale Semiconductor Unit MHz ns ns μ ...
Page 15
... OCL1 I Load OCL2 Current I OCL3 I OCL4 I OCL5 I OCL6 I OCL7 Figure 6. Over-current Low and High Detection Analog Integrated Circuit Device Data Freescale Semiconductor TIMING DIAGRAMS SR & SR SRrB RB_SLOW RB_FAST SR & SR RA_SLOW RA_FAST SRrA t Tdly(off) Figure 4. Output Slew Rate and Time Delays t OCLx Figure 5 ...
Page 16
... SO(DIS) VIH V VIL V t TCSB CS VIH 0 0.7VDD DD VIL V t Tlag LAG V VIH VIL V t TfSI FSI VIH V Don’t Care Valid V VIL VOH V OH 1.0V 1.0 V VOL V OL VOH V OH VOL VOH OH VOL V OL Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 17
... Depending on the resistance value, either all outputs are OFF, ON, or the output HS0 only is ON. When the FSI pin is connected to GND, the watchdog Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL DESCRIPTION INTRODUCTION Programming, control, and diagnostics are implemented via the Serial Peripheral Interface (SPI) ...
Page 18
... The VPWR pin is a backside surface mount tab of the package. pin of the device CS pin of the device HIGH-SIDE OUTPUT 0 & 1 (HSx) CS This pin protects 4.0 mΩ high side power output to the load. Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 19
... This N-channel MOSFET with 4.0 mΩ RDS(ON), is self-protected and each N-channel presents extended diagnostics in order to detect Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL INTERNAL BLOCK DESCRIPTION POWER SUPPLY SELF-PROTECTED HIGH SIDE SWITCH ...
Page 20
... RST with a series of limiting PWR Table 15. As long as the WD bit (D7 High Side State Fail-safe mode Disabled Both HS0 and HS1 OFF HS0 ON, HS1 OFF Both HS0 and HS1 ON pins RST supplied Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 21
... UVF bit will remain set to 1 until the next read operation. The under-voltage protection can be disabled through the SPI (bit UV_dis = 1). In this case, the FS and UVF bits do not Analog Integrated Circuit Device Data Freescale Semiconductor FUNCTIONAL DEVICE OPERATION PROTECTION AND DIAGNOSIS FEATURES The ...
Page 22
... OFF OFF fault is not latched UV Disable UV Disable UV Enable IN∗∗∗ IN∗∗∗ (Falling or (Falling or (Rising VPWR) Rising VPWR) Rising VPWR) OFF OFF OFF OFF OFF OFF OFF OFF OFF fault is latched Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 23
... OD7:OD0 relate to the first 8 bits of ordered fault and status data out of the device. of the device. Figure 9. Single 8-Bit Word SPI Communication Analog Integrated Circuit Device Data Freescale Semiconductor LOGIC COMMANDS AND REGISTERS to D0. The internal registers of the 33984 are configured and controlled using a 4-bit addressing scheme, as shown in Table 9 ...
Page 24
... SOA2 SOA1 SOA0 0 1 CSNS1 IN1_SPI CSNS0 IN0_SPI SOCHs SOCL2s SOCL1s SOCL0s 1 1 OL_DIS CD_DIS OCLT1s OCLT0 FAST CSNS IN DIS s A/ high OSD2 OSD1 OSD0 WD1 WD0 UV_dis OV_dis 1 1 Freescale Internal Use (Test) Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 25
... Bits set the over-current low detection level to one of eight possible levels, as shown in Bit D3 sets the over-current high detection level to one of two levels, which is described inTable 12. Analog Integrated Circuit Device Data Freescale Semiconductor Table 11. Over-current Low Detection Levels SOCL2 SOCL1 (D2) (D1) ...
Page 26
... The TEST register is reserved for test and is not accessible with SPI during normal operation. Turn ON Delay (ms) HS0 HS1 150 150 225 150 300 300 375 300 450 450 525 450 Table 15. Timing (ms) 620 310 2500 1250 Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 27
... Selection of output: Logic [0] = HS0, Logic [1] = HS1 Don’t care. Analog Integrated Circuit Device Data Freescale Semiconductor to the MCU during the first SPI communication following this condition should be ignored. SERIAL OUTPUT BIT ASSIGNMENT The 8 bits of serial output data depend on the previous ...
Page 28
... OD0 reflects the state of the over-voltage protection. Refer to Previous Address SOA[2:0] =111 Null Data. No previous register Read Back command received, so bits OD2:OD0 are null, or 000. (Table 18). OD2 OD1 OD0 IN0 Pin FSI Pin WAKE Pin Table 16). Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 29
... It can be configured between 2 ratios via SPI (CSR0 and CSR1). This section presents the current recopy tolerance of the device and the improvement of this feature with the calibration practice. Analog Integrated Circuit Device Data Freescale Semiconductor TYPICAL APPLICATIONS V DD Voltage Regulator ...
Page 30
... Current Recopy at Vbat=9V at 25°C Spec_max Max(Data sigmas 8.5% Average (Data) Min(Data sigmas Spec_min 15 20 Output current (A) Manufacturing summaries test results covering 99.74% of parts. Values with One Calibration Point at 5.0 A Min Max -25% 25% -12% 12% -8.0% 8.0% -5.0% 5.0% Analog Integrated Circuit Device Data Freescale Semiconductor 25 ...
Page 31
... The 33984 was qualified in accordance with JEDEC standards JESD22-A113-B and J-STD-020A. The recommended reflow conditions are as follows: Analog Integrated Circuit Device Data Freescale Semiconductor PACKAGING SOLDERING INFORMATION • Convection: 225°C +5 .0/ -0°C • Vapor Phase Reflow (VPR): 215°C to 219°C • ...
Page 32
... PACKAGING PACKAGE DIMENSIONS For the most current revision of the package, visit 33984 32 PACKAGE DIMENSIONS www.freescale.com and perform a keyword search on 98ARL10521D. PNA SUFFIX 16-PIN PQFN NONLEADED PACKAGE 98ARL10521D ISSUE C Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 33
... Analog Integrated Circuit Device Data Freescale Semiconductor PACKAGE DIMENSIONS (Continued) PNA SUFFIX 16-PIN PQFN NONLEADED PACKAGE 98ARL10521D ISSUE C PACKAGING PACKAGE DIMENSIONS (CONTINUED) 33984 33 ...
Page 34
... Figure 1. Surface Mount for Power PQFN 33984 HIGH SIDE SWITCH PNA SUFFIX 98ARL10521D 16-PIN PQFN Note For package dimensions, refer to the 33984 data sheet. 1.0 0.2 1.0 0.2 * All measurements are in millimeters with Exposed Pads Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 35
... Cu traces, 0.07 mm thickness Outline 100 mm board area, including edge connector for thermal testing Area A: Cu heat-spreading areas on board surface Ambient Conditions: Natural convection, still air Analog Integrated Circuit Device Data Freescale Semiconductor Figure 2. Thermal Test Board Table 2. Thermal Resistance Performance Thermal Resistance R θJAmn ...
Page 36
... Device on Thermal Test Board Area A = 600(mm 33984 θJA11 R θJA22 θJA12 θJA21 300 Heat spreading area A [mm²] Figure 3. Device on Thermal Test Board 1.00E-01 1.00E+00 1.00E+01 1.00E+02 1.00E+03 1.00E+04 Time[ Step Response) θ JA 600 θJA θJA11 θJA22 = R θJA12 θJA21 2 ) Analog Integrated Circuit Device Data Freescale Semiconductor ...
Page 37
... Corrected typo in Tables 16 and 17 (Faults to Fault) and added “FAULT report of any fault on HS0 6/2010 13.0 or HS1” to Table 17. Analog Integrated Circuit Device Data Freescale Semiconductor REVISION HISTORY Pin Connections to the proper case outline Open Load Fault (Non-Latching) Input Timing Switching Characteristics ...
Page 38
... Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended ...