MT47H32M16BN-3:D Micron Technology Inc, MT47H32M16BN-3:D Datasheet - Page 112

MT47H32M16BN-3:D

Manufacturer Part Number
MT47H32M16BN-3:D
Description
Manufacturer
Micron Technology Inc
Type
DDR2 SDRAMr
Datasheet

Specifications of MT47H32M16BN-3:D

Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
450ps
Maximum Clock Rate
667MHz
Operating Supply Voltage (typ)
1.8V
Package Type
FBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
250mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT47H32M16BN-3:D
Manufacturer:
MICRON
Quantity:
2 526
Part Number:
MT47H32M16BN-3:D
Manufacturer:
MT
Quantity:
1 000
Part Number:
MT47H32M16BN-3:D
Manufacturer:
MICRON
Quantity:
10 000
Part Number:
MT47H32M16BN-3:D
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
MT47H32M16BN-3:D
Quantity:
3 000
Part Number:
MT47H32M16BN-3:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H32M16BN-3:D(D9GMG)
Manufacturer:
MICRON
Quantity:
20 000
Figure 61: Consecutive WRITE-to-WRITE
Figure 62: Nonconsecutive WRITE-to-WRITE
PDF: 09005aef82f1e6e2
Rev. M 9/08 EN
Notes:
Notes:
t DQSS (NOM)
t DQSS (NOM)
DQS, DQS#
DQS, DQS#
Command
Command
1. Subsequent rising DQS signals must align to the clock within
2. DI b, etc. = data-in for column b, etc.
3. Three subsequent elements of data-in are applied in the programmed order following
4. Three subsequent elements of data-in are applied in the programmed order following
5. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
6. Each WRITE command may be to any bank.
1. Subsequent rising DQS signals must align to the clock within
2. DI b (or n), etc. = data-in for column b (or column n).
3. Three subsequent elements of data-in are applied in the programmed order following
4. Three subsequent elements of data-in are applied in the programmed order following
5. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
6. Each WRITE command may be to any bank.
Address
Address
DI b.
DI n.
DI b.
DI n.
CK#
CK#
DM
DM
DQ
DQ
CK
CK
WRITE
WRITE
Bank,
Bank,
Col b
Col b
T0
T0
WL ±
WL = 2
t CCD
WL = 2
NOP
NOP
T1
T1
t
DQSS
WL ± t DQSS
T1n
112
WRITE
NOP
Bank,
Col n
T2
DI
b
T2
DI
b
T2n
T2n
Micron Technology, Inc. reserves the right to change products or specifications without notice.
WRITE
WL = 2
Bank,
Col n
T3
1
NOP
1
T3
512Mb: x4, x8, x16 DDR2 SDRAM
T3n
T3n
WL = 2
NOP
T4
NOP
T4
1
DI
n
Transitioning Data
Transitioning Data
T4n
T4n
1
NOP
T5
DI
n
NOP
© 2004 Micron Technology, Inc. All rights reserved.
1
T5
t
t
DQSS.
DQSS.
T5n
T5n
NOP
1
T6
NOP
Don’t Care
T6
Don’t Care
T6n
WRITE

Related parts for MT47H32M16BN-3:D