DS90CR484AVJD National Semiconductor, DS90CR484AVJD Datasheet - Page 19
![](/photos/31/30/313088/100pin_tqfp_sml.jpg)
DS90CR484AVJD
Manufacturer Part Number
DS90CR484AVJD
Description
Manufacturer
National Semiconductor
Datasheet
1.DS90CR484AVJD.pdf
(24 pages)
Specifications of DS90CR484AVJD
Number Of Elements
8
Number Of Receivers
8
Number Of Drivers
48
Input Type
CMOS/TTL
Operating Supply Voltage (typ)
3.3V
Differential Input High Threshold Voltage
100mV
Diff. Input Low Threshold Volt
-100mV
Output Type
Deserializer
Differential Output Voltage
450mV
Power Dissipation
2.3W
Operating Temp Range
-10C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS90CR484AVJD/NOPB
Manufacturer:
NSC
Quantity:
90
Company:
Part Number:
DS90CR484AVJD/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
DS90CR484AVJDX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
RxINP
RxINM
RxOUT
RxCLKP
RxCLKM
RxCLKOUT
PLLSEL
DESKEW
PD
V
GND
PLLV
PLLGND
LVDSV
LVDSGND
NC
CC
DS90CR484A Pin Descriptions—Channel Link Receiver
Note 12: These receivers have input fail-safe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under test conditions
receiver inputs will be in a HIGH state. If the cable interconnect (media) are disconnected which results in floating/terminated inputs, the outputs will remain in
the last valid state.
Note 13: The DS90CR484A is design to automatically detect the DC Balance or non-DC Balance transmitted data from the DS90CR483A and deserialize the
LVDS data according to the define bit mapping.
CC
Pin Name
CC
I/O
O
O
I
I
I
I
I
I
I
I
I
I
I
I
I
Positive LVDS differential data inputs.
Negative LVDS differential data inputs.
TTL level data outputs. In PowerDown (PD = Low) mode, receiver outputs are forced to a Low
state.
Positive LVDS differential clock input.
Negative LVDS differential clock input.
TTL level clock output. The rising edge acts as data strobe.
PLL range select. This pin should be tied to V
the PLL to low range only. Low range is 33 — 40 MHz. High range is 38 — 112 MHz.(Note 11)
Deskew / Oversampling “on/off” select. When using the Deskew / Oversample feature this pin
must be tied to V
supported in the DC Balance mode.
TTL level input. When asserted (low input) the receiver outputs are Low. (Note 11)
Power supply pins for TTL outputs and digital circuitry. Bypass not required on Pins 6 and 77.
Ground pins for TTL outputs and digital circuitry.
Power supply for PLL circuitry.
Ground pin for PLL circuitry.
Power supply pin for LVDS inputs.
Ground pins for LVDS inputs.
No Connect. Make NO Connection to these pins - leave open.
CC
. Tieing this pin to ground disables this feature. (Note 11) Deskew is only
19
Description
CC
for high-range. Tied to ground or NC will force
www.national.com