ADV612BST Analog Devices Inc, ADV612BST Datasheet - Page 15

• Manufacturer Part Number: ADV612BST
• Manufacturer: Analog Devices Inc

Specifications of ADV612BST

• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Operating Temp Range: -25C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 120
• Lead Free Status / Rohs Status: Compliant

To vertically crop video while encoding, program the VSTART and VEND registers with actual video line numbers, which differ for each
field. The VSTART and VEND contents must be updated on each field, unless the quality box is enabled. Perform this updating as part of
the field-by-field BW register update process. To perform this dynamic update correctly, the update software must keep track of which
field is being processed next.
[9:0]
[15:10] Reserved (always write zero)
Compressed Field Size Limit
Indirect (Read/Write) Register Index 0x8
[15:0]
Mode Control #2
Indirect (Read/Write) Register Index 0x9
[2:0]
[3]
[8:4]
[9]
[10]
[11]
Sum of Squares [0–41] Registers
Indirect (Read Only) Register Index 0x080 through 0x0A9
The Sum of Squares [0–41] registers hold values that correspond to the summation of squared values in corresponding Mallat blocks
[0–41]. These registers let the Host or DSP read sum of squares statistics from the ADV611/ADV612; using these values (with the
Sum of Value, MIN Value, and MAX Value) the host or DSP can then calculate the BW and RBW values. The ADV611/ADV612
indicates that the sum of squares statistics have been updated by setting (1) the STATR bit and asserting the STAT_R pin. Read the
statistics at any time. The Host reads these values through the Host Interface.
[15:0]
[31:0]
REV. 0
Vertical End, VEN[9:0]. 10-bit value defining the ending line of the active video region, with line numbers from 1-to-625
in PAL and 1-to-525 in NTSC. (0x3FF at reset—this value is larger than the max size of the largest video mode)
The DWORD Max Count 16 MSBs register selects the maximum number of double (32-bit) words for an encoded field.
When the value in the DWORD count registers reaches the DWORD Max Count, the Quantizer zeroes out all remaining
samples in the field. To enable the DWORD Max Counts operation, you must set (= 1) Bit 4 in Indirect register 0x7; all
other bits in Indirect register 0x7 are reserved ( = 0). Note that the 4 LSBs of the max count are 0000, so the max count is
selectable in 16-word increments. Contains bits [19:4] of the DWORD max count, reset to 0xffff
These bits control the contrast/attenuation of the area outside the quality box when the quality box is enabled. The
following settings control background contrast.
Setting
000
001
010
011
100
101
Field Polarity Bit. This bit reverses the polarity of the FIELD pin. This bit operates as follows:
0
1
Field Rate Reduction. To reduce this compressed data rate, the ADV601 can discard some video fields. Set field rate
reduction to zero to capture all fields, one to discard every other field, two to discard two fields out of three and so on.
Maximum possible field rate reduction send only one field out of 32.
Reserved, must set to 1. This bit must be set to take advantage of MERR detection logic. Resets to 0.
Reserved, resets to 1.
Ignore Field bit in decode, setting this bit eliminates black fields if field bits repeat from field to field in decode mode,
resets to 0.
Sum of Squares, STS[15:0]. 16-bit values [0-41] for corresponding Mallat blocks [0-41] (undefined at reset). Sum of Square
values are 16-bit codes that represent the Most Significant Bits of values ranging from 40 bits for small blocks to 48 bits for
large blocks. The 16-bit codes have the following precision:
Blocks Precision Sum of Squares Precision Description
0–2
3–11
12–20
21–29
30–41
If the Sum of Squares code were 0x0025 for block 10, the actual value would be 0x000940000000; if using that same
code, 0x0025, for block 30, the actual value would be 0x0025000000.
Reserved (always read zero)
Normal Field Polarity (ADV601 Mode), reset value
Reverse Field Polarity. Polarity is opposite to the polarity in the FIELD pin timing diagrams.
48.–32
46.–30
44.–28
42.–26
40.–24
Contrast/Attenuation
6 dB
12 dB
18 dB
24 dB
30 dB
Illegal
48.-bits wide, left shift code by 32-bits, and zero fill
46.-bits wide, left shift code by 30-bits, and zero fill
44.-bits wide, left shift code by 28-bits, and zero fill
42.-bits wide, left shift code by 26-bits, and zero fill
40.-bits wide, left shift code by 24-bits, and zero fill
–15–
ADV611/ADV612