M25PX32-VMW6E NUMONYX, M25PX32-VMW6E Datasheet - Page 29

no-image

M25PX32-VMW6E

Manufacturer Part Number
M25PX32-VMW6E
Description
Flash Mem Serial-SPI 3V/3.3V 32M-Bit 4M x 8 8ns Tube
Manufacturer
NUMONYX
Datasheet

Specifications of M25PX32-VMW6E

Density
32 Mb
Architecture
Sectored
Block Organization
Symmetrical
Typical Operating Supply Voltage
3|3.3 V
Sector Size
4KByte x 1024
Timing Type
Synchronous
Operating Temperature
-40 to 85 °C
Interface Type
Serial-SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25PX32-VMW6E
Manufacturer:
Numonyx
Quantity:
7 500
Part Number:
M25PX32-VMW6E
Manufacturer:
HIMAX
Quantity:
7 468
Part Number:
M25PX32-VMW6E
Manufacturer:
ST
0
Part Number:
M25PX32-VMW6E
Manufacturer:
ST
Quantity:
20 000
6.4
6.4.1
6.4.2
6.4.3
Read Status Register (RDSR)
The Read Status Register (RDSR) instruction allows the Status Register to be read. The
Status Register may be read at any time, even while a Program, Erase or Write Status
Register cycle is in progress. When one of these cycles is in progress, it is recommended to
check the Write In Progress (WIP) bit before sending a new instruction to the device. It is
also possible to read the Status Register continuously, as shown in
Table 7.
The status and control bits of the Status Register are as follows:
WIP bit
The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status
Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to
0 no such cycle is in progress.
WEL bit
The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.
When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable
Latch is reset and no Write Status Register, Program or Erase instruction is accepted.
BP2, BP1, BP0 bits
The Block Protect (BP2, BP1, BP0) bits are non-volatile. They define the size of the area to
be software protected against Program and Erase instructions. These bits are written with
the Write Status Register (WRSR) instruction. When one or more of the Block Protect (BP2,
BP1, BP0) bits is set to 1, the relevant memory area (as defined in
protected against Page Program (PP) and Sector Erase (SE) instructions. The Block Protect
(BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not
been set. The Bulk Erase (BE) instruction is executed if, and only if, all Block Protect (BP2,
BP1, BP0) bits are 0.
Status Register Write Protect
SRWD
b7
Status Register format
0
Top/Bottom bit
TB
BP2
Block Protect bits
BP1
Write Enable Latch bit
BP0
Table
Figure
WEL
Write In Progress bit
3) becomes
12.
WIP
b0
29/68

Related parts for M25PX32-VMW6E