MT29F1G08ABADAWP:D Micron Technology Inc, MT29F1G08ABADAWP:D Datasheet - Page 7

no-image

MT29F1G08ABADAWP:D

Manufacturer Part Number
MT29F1G08ABADAWP:D
Description
MICMT29F1G08ABADAWP:D 1GB SLC NAND 34NM
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT29F1G08ABADAWP:D

Cell Type
NAND
Density
8Gb
Interface Type
Parallel
Address Bus
27b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 70C
Package Type
TSOP-I
Sync/async
Asynchronous
Operating Temperature Classification
Commercial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
128M
Supply Current
35mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT29F1G08ABADAWP:D
Manufacturer:
MICRON
Quantity:
3 400
Part Number:
MT29F1G08ABADAWP:D
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
MT29F1G08ABADAWP:D
Manufacturer:
MICRON
Quantity:
6 000
Part Number:
MT29F1G08ABADAWP:D
Manufacturer:
MICRON
Quantity:
20 000
Part Number:
MT29F1G08ABADAWP:D
Quantity:
690
Micron Confidential and Proprietary
Preliminary
1Gb x8, x16: NAND Flash Memory
Features
Figure 50: OTP DATA PROGRAM Operation with RANDOM DATA INPUT (After Entering OTP Operation
Mode) ........................................................................................................................................................ 67
Figure 51: OTP DATA PROTECT Operation (After Entering OTP Protect Mode) ................................................ 68
Figure 52: OTP DATA READ .......................................................................................................................... 69
Figure 53: OTP DATA READ with RANDOM DATA READ Operation ................................................................ 70
Figure 54: Spare Area Mapping (x8) ................................................................................................................ 73
Figure 55: Spare Area Mapping (x16) .............................................................................................................. 74
Figure 56: RESET Operation .......................................................................................................................... 83
Figure 57: READ STATUS Cycle ...................................................................................................................... 83
Figure 58: READ PARAMETER PAGE .............................................................................................................. 84
Figure 59: READ PAGE .................................................................................................................................. 84
Figure 60: READ PAGE Operation with CE# “Don’t Care” ................................................................................ 85
Figure 61: RANDOM DATA READ .................................................................................................................. 86
Figure 62: READ PAGE CACHE SEQUENTIAL ................................................................................................. 87
Figure 63: READ PAGE CACHE RANDOM ...................................................................................................... 88
Figure 64: READ ID Operation ....................................................................................................................... 89
Figure 65: PROGRAM PAGE Operation ........................................................................................................... 89
Figure 66: PROGRAM PAGE Operation with CE# “Don’t Care” ........................................................................ 90
Figure 67: PROGRAM PAGE Operation with RANDOM DATA INPUT .............................................................. 90
Figure 68: PROGRAM PAGE CACHE ............................................................................................................... 91
Figure 69: PROGRAM PAGE CACHE Ending on 15h ........................................................................................ 91
Figure 70: INTERNAL DATA MOVE ................................................................................................................ 92
Figure 71: ERASE BLOCK Operation ............................................................................................................... 92
7
PDF: 09005aef83e5ffed
Micron Technology, Inc. reserves the right to change products or specifications without notice.
m68a.pdf – Rev. D 06/10 EN
© 2010 Micron Technology, Inc. All rights reserved.

Related parts for MT29F1G08ABADAWP:D