PPC405EX-NSD600T AMCC, PPC405EX-NSD600T Datasheet - Page 24

• Manufacturer Part Number: PPC405EX-NSD600T
• Manufacturer: AMCC

24
AppliedMicro Product Selector Guide
Power Architecture 460GTx processor
Specifications
CPU Complex
•
•
•
•
Memory and Bus Architecture
•
•
•
•
•
•
System Resources
•
High Speed and Inter-Chip Connectivity
•
•
Network Connectivity
•
•
Special Functionality
•
•
Power
•
Power Architecture 464 processor core
Up to 1.2 GHz/2400 DMIPS
32KB I-cache/D-cache with parity
512KB L2 cache with parity
128-bit, 200 MHz, 2-way Crossbar Local Bus
– High bandwidth and Low Latency segments
– 12.8GB/s combined peak bandwidth
Second HB Bus, 6.4GB/s
DDR SDRAM Controller with ECC
– 32/64-bit DDR2 up to DDR800
512KB L2 Cache may also be used as SRAM
32-bit, 100-MHz On-chip Peripheral Bus (OPB)
External Bus Controller
– Interface to Flash ROM, Boot, or other devices (4 total)
High Bandwidth DMA engine
Gen2 PCI Express (5 Gb/s per Lane)
– (1) PCI-E 8-Lane Root/End point, ver2.0 or
2 IIC, 32 GPIOs, Interrupt Controller
Four 10/100/1G Ethernet ports, two with TCP/IP
assist hardware and QoS
– Jumbo frame, interrupt coalescence, CRC32,
Two UART serial ports
IPSec/SSL Turbo Security Engine (optional)
IEEE1588 v2 Clock Synchronization (one port)
10.5W typical power @ 1 GHz
(2) x4 PCI-E, 4-Lanes Root/End point, ver2.0
segmentation
Target Applications
•
•
•
Wireless Infrastructure
Networking
General Purpose Control Applications
Mem Queue
DDR Cntrl
MSI Term
Package (FC-PBGA)
N = 29mm
I-Cache
512KB L2 Cache/SRAM
32K
PowerPC 464 Core
PLB to PLB
SDRAM 64-Bit
DDR2-800
Bridge
Part Name
2
Secondary Processor Local Bus, 128-Bit, 200MHz
lead free
Primary Processor Local Bus, 128-Bit, 200MHz
DMA
Secondary High Bandwidth Slave Segment
Primary High Bandwidth Slave Segment
Primary Low Latency Slave Segment
D-Cache
32K
PPC460GTx-SNB1200
Security
Engine
Turbo
10/100/1G
Ethernet
MAC (2)
Security
S = Security
N = No Security
Controller
Interrupt
MCMAL8
32KB
ISC
TAH IPv6 QoS
10/100/1G
Ethernet
MAC (2)
Handler
PCI-E
PKA TRNG
IRQ
Revision Level
B = 1.1
(1) x8 PCI-E2.0
Root/End Point
(2) x4 PCI-E or
Bridge
OPB
DMA
Master
Arbiter
Master
Arbiter
2-Way
Processor Speed
833MHz, 1.0GHz
and 1.2GHz
System Logic
Trace/PLLs
PWR Mgt
Clocks,
Controller
Flash Ctrl
UART (2)
External
NAND
IIC (2)
GPIO
BSC
GPT
Bus