EPM570T100C4N Altera, EPM570T100C4N Datasheet - Page 17

• Manufacturer Part Number: EPM570T100C4N
• Description: IC MAX II CPLD 570 LE 100-TQFP
• Manufacturer: Altera
• Series: MAX® IIr

Specifications of EPM570T100C4N

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 5.4ns
• Voltage Supply - Internal: 2.5V, 3.3V
• Number Of Logic Elements/blocks: 570
• Number Of Macrocells: 440
• Number Of I /o: 76
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 100-TQFP, 100-VQFP
• Voltage: 2.5V, 3.3V
• Memory Type: FLASH
• Number Of Logic Elements/cells: 570
• No. Of I/o's: 76
• Propagation Delay: 7ns
• Global Clock Setup Time: 1.5ns
• Frequency: 247.5MHz
• Supply Voltage Range: 2.375V To 2.625V, 3V To 3.6V
• Operating Temperature Range: 0°C To +85°C
• Rohs Compliant: Yes
• No. Of Macrocells: 440
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: 544-1316; EPM570T100C4N

Chapter 2: MAX II Architecture
Logic Elements
Figure 2–7. LE in Normal Mode
Note to
(1) This signal is only allowed in normal mode if the LE is at the end of an adder/subtractor chain.
© October 2008 Altera Corporation
addnsub (LAB Wide)
Figure
data1
data2
data3
cin (from cout
of previous LE)
data4
2–7:
(1)
Normal Mode
The normal mode is suitable for general logic applications and combinational
functions. In normal mode, four data inputs from the LAB local interconnect are
inputs to a four-input LUT (see
selects the carry-in or the data3 signal as one of the inputs to the LUT. Each LE can use
LUT chain connections to drive its combinational output directly to the next LE in the
LAB. Asynchronous load data for the register comes from the data3 input of the LE.
LEs in normal mode support packed registers.
Dynamic Arithmetic Mode
The dynamic arithmetic mode is ideal for implementing adders, counters,
accumulators, wide parity functions, and comparators. An LE in dynamic arithmetic
mode uses four 2-input LUTs configurable as a dynamic adder/subtractor. The first
two 2-input LUTs compute two summations based on a possible carry-in of 1 or 0; the
other two LUTs generate carry outputs for the two chains of the carry-select circuitry.
As shown in
carry-in1 chain. The selected chain’s logic level in turn determines which parallel sum
is generated as a combinational or registered output. For example, when
implementing an adder, the sum output is the selection of two possible calculated
sums:
data1 + data2 + carry in0
or
data1 + data2 + carry-in1
Register Feedback
4-Input
Figure
LUT
Register chain
connection
2–8, the LAB carry-in signal selects either the carry-in0 or
clock (LAB Wide)
(LAB Wide)
ena (LAB Wide)
aclr (LAB Wide)
sload
Figure
(LAB Wide)
sclear
2–7). The Quartus II Compiler automatically
(LAB Wide)
ADATA
ENA
D
ALD/PRE
aload
CLRN
Q
MAX II Device Handbook
Row, column, and
DirectLink routing
Row, column, and
DirectLink routing
Local routing
LUT chain
connection
Register
chain output
2–9