EPM1270F256C4 Altera, EPM1270F256C4 Datasheet - Page 32
![IC MAX II CPLD 1270 LE 256-FBGA](/photos/6/70/67063/544-256-fbga_sml.jpg)
EPM1270F256C4
Manufacturer Part Number
EPM1270F256C4
Description
IC MAX II CPLD 1270 LE 256-FBGA
Manufacturer
Altera
Series
MAX® IIr
Specifications of EPM1270F256C4
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
6.2ns
Voltage Supply - Internal
2.5V, 3.3V
Number Of Logic Elements/blocks
1270
Number Of Macrocells
980
Number Of I /o
212
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
2.5V, 3.3V
Memory Type
FLASH
Number Of Logic Elements/cells
1270
For Use With
544-2380 - KIT DEV MAXII W/EPM 1270N
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-1140
EPM1270F256C4ES
EPM1270F256C4ES
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPM1270F256C4
Manufacturer:
ALTBRA
Quantity:
1 572
Company:
Part Number:
EPM1270F256C4N
Manufacturer:
ALTERA
Quantity:
672
Part Number:
EPM1270F256C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
2–24
Figure 2–19. MAX II IOE Structure
Note to
(1) Available in EPM1270 and EPM2210 devices only.
I/O Blocks
MAX II Device Handbook
Figure
Data_in
2–19:
Fast_out
The IOEs are located in I/O blocks around the periphery of the MAX II device. There
are up to seven IOEs per row I/O block (5 maximum in the EPM240 device) and up to
four IOEs per column I/O block. Each column or row I/O block interfaces with its
adjacent LAB and MultiTrack interconnect to distribute signals throughout the device.
The row I/O blocks drive row, column, or DirectLink interconnects. The column I/O
blocks drive column interconnects.
Data_out
OE
Drive Strength Control
Programmable
Input Delay
Open-Drain Output
DEV_OE
Slew Control
Optional Schmitt
Trigger Input
Optional
PCI Clamp (1)
V
CCIO
V
CCIO
I/O Pin
Programmable
Pull-Up
© October 2008 Altera Corporation
Optional Bus-Hold
Circuit
Chapter 2: MAX II Architecture
I/O Structure