MSC8113TVT3600V Freescale Semiconductor, MSC8113TVT3600V Datasheet - Page 36
![DSP TRI-CORE 431-FCPBGA](/photos/39/78/397813/1692089-40_sml.jpg)
MSC8113TVT3600V
Manufacturer Part Number
MSC8113TVT3600V
Description
DSP TRI-CORE 431-FCPBGA
Manufacturer
Freescale Semiconductor
Series
MSC81xx StarCorer
Type
SC140 Corer
Datasheet
1.MSC8113TMP3600V.pdf
(44 pages)
Specifications of MSC8113TVT3600V
Interface
Ethernet, I²C, TDM, UART
Clock Rate
300MHz
Non-volatile Memory
External
On-chip Ram
1.436MB
Voltage - I/o
3.30V
Voltage - Core
1.10V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
431-FCPBGA
Svhc
No SVHC (15-Dec-2010)
Base Number
8113
Cache On Chip L1/l2 Memory
64KB
Core Frequency Typ
300MHz
Dsp Type
Tri Core
External Supported Memory
SRAM, SDRAM
Interface Type
TDM, I2C, UART,
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MSC8113TVT3600V
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
2.5.12
Figure 28 shows the signal behavior of the
2.5.13
36
Note:
Notes:
No.
700
701
702
703
704
705
706
707
708
709
710
711
712
713
Number
65
66
TCK frequency of operation (1/(T
TCK cycle time
TCK clock pulse width measured at V
•
•
TCK rise and fall times
Boundary scan input data set-up time
Boundary scan input data hold time
TCK low to output data valid
TCK low to output high impedance
TMS, TDI data set-up time
TMS, TDI data hold time
TCK low to TDO data valid
TCK low to TDO high impedance
TRST assert time
TRST set-up time to TCK low
All timings apply to OnCE module data transfers as well as any other transfers via the JTAG port.
1.
2.
High
Low
EE Signals
JTAG Signals
The core clock is the SC140 core clock. The ratio between the core clock and CLKOUT is configured during power-on-reset.
Refer to Table 1-4 on page 1-6 for details on EE pin functionality.
EE0 (input)
EE1 (output)
Characteristics
MSC8113 Tri-Core Digital Signal Processor Data Sheet, Rev. 1
EE1 out
EE0 in
C
× 4); maximum 25 MHz)
M
EE
= 1.6 V
Characteristics
pins.
Figure 28. EE Pin Timing
Table 29. EE Pin Timing
Table 30. JTAG Timing
Synchronous to Core clock
Asynchronous
Type
65
66
4 core clock periods
1 core clock period
Freescale Semiconductor
100.0
40.0
20.0
16.0
20.0
20.0
30.0
frequencies
Min
0.0
0.0
5.0
0.0
0.0
5.0
0.0
0.0
Min
All
Max
30.0
30.0
20.0
20.0
3.0
25
—
—
—
—
—
—
—
—
—
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns