DSP56301AG80 Freescale Semiconductor, DSP56301AG80 Datasheet

IC DSP 24BIT 80MHZ GP 208-LQFP

DSP56301AG80

Manufacturer Part Number
DSP56301AG80
Description
IC DSP 24BIT 80MHZ GP 208-LQFP
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheets

Specifications of DSP56301AG80

Interface
Host Interface, SSI, SCI
Clock Rate
80MHz
Non-volatile Memory
ROM (9 kB)
On-chip Ram
24kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
208-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56301AG80
Manufacturer:
CONEXANT
Quantity:
4 200
Part Number:
DSP56301AG80
Manufacturer:
FREESCALE
Quantity:
7
Part Number:
DSP56301AG80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56301AG80B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
© Freescale Semiconductor, Inc., 1996, 2005. All rights reserved.
Freescale Semiconductor
Product Brief
DSP56301
24-Bit Digital Signal Processor
The DSP56301 is a member of the DSP56300 core family of programmable CMOS DSPs. This family uses a high-
performance, single clock cycle per instruction engine. Significant architectural features of the DSP56300 core
family include a barrel shifter, 24-bit addressing, instruction cache, and DMA. The DSP56301 performs at
66/80/100 MIPS using an internal 66/80/100 MHz clock at 3.0–3.6 volts. The DSP56300 core family offers a rich
instruction set and low power dissipation, as well as increasing levels of speed and power, enabling wireless,
telecommunications, and multimedia products.
EXTAL
PINIT/NMI
XTAL
RESET
2
Internal
Generator
Timer
Switch
Triple
Six Channel
Generation
DMA Unit
Boot-
Data
strap
ROM
Bus
Address
Clock
PLL
Unit
Interface
52
Host
Controller
Program
Interrupt
6
Interface
Expansion Area
ESSI
Figure 1. DSP56301 Block Diagram
6
Peripheral
MODD/IRQD
MODC/IRQC
MODB/IRQB
MODA/IRQA
Controller
Program
Decode
Interface
3
SCI
Generator
Program
Address
(3072 × 24 and
Program RAM
1024 × 24)
Instruction
4096 × 24
Cache
DSP56300
DDB
YDB
XDB
PDB
GDB
or
Memory Expansion Area
24-Bit
Core
DAB
YAB
XAB
PAB
24 × 24 + 56 → 56-bit MAC
Two 56-bit Accumulators
56-bit Barrel Shifter
2048 × 24
X Data
RAM
Data ALU
2048 × 24
Y Data
RAM
I - Cache
Data Bus
Interface
External
Address
External
Control
External
Switch
Switch
Bus
Bus
OnCE™
&
Mngmnt
JTAG
Power
Rev. 2, 11/2005
DSP56301PB
ADDRESS
CONTROL
DATA
24
14
24
6

Related parts for DSP56301AG80

DSP56301AG80 Summary of contents

Page 1

... Internal Data Bus Switch EXTAL Clock Generator Program XTAL Interrupt PLL Controller 2 RESET PINIT/NMI © Freescale Semiconductor, Inc., 1996, 2005. All rights reserved Memory Expansion Area Program RAM 4096 × 24 ESSI SCI or Interface Interface (3072 × 24 and Instruction Cache 1024 × 24) ...

Page 2

... DSP56301 Product Brief, Rev Data Ram Size Size 2048 × 24-bit 2048 × 24-bit 3072 × 24-bit 3072 × 24-bit Freescale Semiconductor ...

Page 3

... Freescale Literature Distribution Center, or the Freescale web site listed on the back cover of this document. Topic DSP56300 Family Manual DSP56301 User’s Manual DSP56301 Technical Data Freescale Semiconductor Table 1. DSP56301 Documentation Description Detailed description of the DSP56300 family architecture and the 24-bit core processor and instruction set ...

Page 4

... Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale ...

Related keywords