EP2S30F484C5 Altera, EP2S30F484C5 Datasheet - Page 29

IC STRATIX II FPGA 30K 484-FBGA

EP2S30F484C5

Manufacturer Part Number
EP2S30F484C5
Description
IC STRATIX II FPGA 30K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S30F484C5

Number Of Logic Elements/cells
33880
Number Of Labs/clbs
1694
Total Ram Bits
1369728
Number Of I /o
342
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1107

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S30F484C5
Manufacturer:
ALTERA
Quantity:
648
Part Number:
EP2S30F484C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C5
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5-K
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5K
Manufacturer:
ALTERA
0
Part Number:
EP2S30F484C5N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S30F484C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S30F484C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S30F484C5N
0
Company:
Part Number:
EP2S30F484C5N
Quantity:
350
Figure 2–15. Register Chain within an LAB
Note to
(1)
Altera Corporation
May 2007
The combinational or adder logic can be utilized to implement an unrelated, un-registered function.
Figure
2–15:
Combinational
Combinational
Logic
Logic
See the
information on register chain interconnect.
“MultiTrack Interconnect” on page 2–22
adder0
adder1
adder0
adder1
Note (1)
reg_chain_out
reg_chain_in
Stratix II Device Handbook, Volume 1
D
D
D
D
reg0
reg1
reg0
reg1
From Previous ALM
Within The LAB
To Next ALM
within the LAB
Q
Q
Q
Q
section for more
To general or
To general or
To general or
To general or
To general or
To general or
To general or
To general or
local routing
local routing
local routing
local routing
local routing
local routing
local routing
local routing
Stratix II Architecture
2–21

Related parts for EP2S30F484C5