EP1K10FC256-3 Altera, EP1K10FC256-3 Datasheet - Page 83

IC ACEX 1K FPGA 10K 256-FBGA

EP1K10FC256-3

Manufacturer Part Number
EP1K10FC256-3
Description
IC ACEX 1K FPGA 10K 256-FBGA
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet

Specifications of EP1K10FC256-3

Number Of Logic Elements/cells
576
Number Of Labs/clbs
72
Total Ram Bits
12288
Number Of I /o
136
Number Of Gates
56000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
256-FBGA
Family Name
ACEX™ 1K
Number Of Usable Gates
10000
Number Of Logic Blocks/elements
576
# I/os (max)
136
Frequency (max)
200MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
2.5V
Logic Cells
576
Ram Bits
12288
Device System Gates
56000
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (max)
2.625V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
256
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1026

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1K10FC256-3
Manufacturer:
ALTERA32
Quantity:
1 809
Part Number:
EP1K10FC256-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K10FC256-3
Manufacturer:
ALTERA
Quantity:
10 000
Part Number:
EP1K10FC256-3
Manufacturer:
ALTERA
0
Part Number:
EP1K10FC256-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1K10FC256-3N
Manufacturer:
ALTERA
0
Altera Corporation
Figure 31. ACEX 1K I
Configuration &
Operation
EP1K30
I
Current (mA)
CC
Supply
100
80
60
40
20
0
CCACTIVE
The ACEX 1K architecture supports several configuration schemes. This
section summarizes the device operating modes and available device
configuration schemes.
Operating Modes
The ACEX 1K architecture uses SRAM configuration elements that
require configuration data to be loaded every time the circuit powers up.
The process of physically loading the SRAM data into the device is called
configuration. Before configuration, as V
Power-On Reset (POR). This POR event clears the device and prepares it
for configuration. The ACEX 1K POR time does not exceed 50 s.
1
vs. Operating Frequency
EP1K100
I
Current (mA)
Frequency (MHz)
CC
Supply
50
When configuring with a configuration device, refer to the
relevant configuration device data sheet for POR timing
information.
300
200
100
0
100
ACEX 1K Programmable Logic Device Family Data Sheet
Frequency (MHz)
EP1K50
I
Current (mA)
CC
Supply
50
200
150
100
50
CC
0
100
rises, the device initiates a
Frequency (MHz)
50
100
83
13

Related parts for EP1K10FC256-3